Octal bus transceiver; 3-state

Similar documents
2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

The 74LV32 provides a quad 2-input OR function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

The 74LV08 provides a quad 2-input AND function.

The 74LVC1G02 provides the single 2-input NOR function.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74AHC1G00; 74AHCT1G00

74AHC2G126; 74AHCT2G126

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LVC1G11 provides a single 3-input AND gate.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74LV General description. 2. Features. 8-bit addressable latch

Octal D-type transparent latch; 3-state

Dual 2-to-4 line decoder/demultiplexer

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

Hex inverter with open-drain outputs

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC1G14; 74AHCT1G14

74HC1G125; 74HCT1G125

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74LVU General description. 2. Features. 3. Applications. Hex inverter

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

8-bit binary counter with output register; 3-state

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74HC244; 74HCT244. Octal buffer/line driver; 3-state

Hex inverting Schmitt trigger with 5 V tolerant input

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74HC154; 74HCT to-16 line decoder/demultiplexer

74LVC07A-Q100. Hex buffer with open-drain outputs

The 74LVC10A provides three 3-input NAND functions.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

Dual buffer/line driver; 3-state

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

8-bit binary counter with output register; 3-state

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74LVC541A-Q100. Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

8-channel analog multiplexer/demultiplexer with injection-current effect control

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

74HC30-Q100; 74HCT30-Q100

Dual buffer/line driver; 3-state

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74AHC541-Q100; 74AHCT541-Q100

Dual JK flip-flop with reset; negative-edge trigger

The 74ABT125 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

Octal buffer/line driver; 3-state

74HC32-Q100; 74HCT32-Q100

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

The 74HC21 provide the 4-input AND function.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

Single supply translating buffer/line driver; 3-state

Octal bus transceiver; 3-state

The 74LV08 provides a quad 2-input AND function.

BCD to 7-segment latch/decoder/driver

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC2G08-Q100; 74HCT2G08-Q100

2-input single supply translating NAND gate

Bus buffer/line driver; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

5-stage Johnson decade counter

74HC08-Q100; 74HCT08-Q100

74HC541; 74HCT541. Octal buffer/line driver; 3-state

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC1G125; 74HCT1G125

74AHC30-Q100; 74AHCT30-Q100

Low-power buffer with voltage-level translator

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74HC373-Q100; 74HCT373-Q100

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

74HC594; 74HCT bit shift register with output register

74HC1G32-Q100; 74HCT1G32-Q100

74HC03-Q100; 74HCT03-Q100

74HC1G02-Q100; 74HCT1G02-Q100

Transcription:

Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The features an output enable input (OE) for easy cascading and send/receive input (DIR) for direction control. OE controls the outputs, so that the buses are effectively isolated. Wide supply voltage range from.65 V to 3.6 V Complies with JEDEC standard: JESD8-7 (.65 V to.95 V) JESD8-5 (2.3 V to 2.5 V) JESD8B/JESD36 (2.7 V to 3.6 V) 3.6 V tolerant inputs/outputs CMOS low-power consumption Direct interface with TTL levels (2.7 V to 3.6 V) Power-down mode Latch-up performance exceeds 250 m ESD protection: HBM JESD22-4E exceeds 2000 V MM JESD22-5- exceeds 200 V Table. Ordering information Type number Package Temperature range Name Description Version D 40 C to +85 C SO20 plastic small outline package; 20 leads; SOT63- body width 7.5 mm PW 40 C to +85 C TSSOP20 plastic thin shrink small outline package; 20 leads; SOT360- body width 4.4 mm BQ 40 C to +85 C DHVQFN20 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 4.5 0.85 mm SOT764-

4. Functional diagram DIR OE 9 2 0 3 B0 B 8 7 4 5 6 7 8 9 2 3 4 5 6 7 B2 B3 B4 B5 B6 B7 6 5 4 3 2 9 2 3 4 5 6 7 8 9 G3 3EN 3EN2 2 8 7 6 5 4 3 2 mna74 mna75 Fig. Logic symbol Fig 2. IEC logic symbol _2 Product data sheet Rev. 02 7 January 2008 2 of 4

5. Pinning information 5. Pinning terminal index area DIR VCC 0 20 2 9 OE DIR 0 2 2 3 4 20 9 8 7 V CC OE B0 B 2 3 4 3 8 4 7 5 6 245 6 5 B0 B B2 B3 3 4 5 6 7 GND 5 6 7 8 9 0 245 6 5 4 3 2 B2 B3 B4 B5 B6 B7 5 6 7 7 4 8 GND () 3 9 2 0 GND B7 B4 B5 B6 00aac432 00aac43 Transparent top view () The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Fig 3. Pin configuration SO20, TSSOP20 Fig 4. Pin configuration DHVQFN20 5.2 Pin description Table 2. Pin description Symbol Pin Description DIR direction control [0:7] 2, 3, 4, 5, 6, 7, 8, 9 data input/output B[0:7] 8, 7, 6, 5, 4, 3, 2, data input/output GND 0 ground (0 V) OE 9 output enable input (active LOW) V CC 20 supply voltage 6. Functional description Table 3. Function table [] Input Input/output OE DIR n Bn L L = B input L H input B = H X Z Z [] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. _2 Product data sheet Rev. 02 7 January 2008 3 of 4

7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 6034). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +4.6 V V I input voltage 0.5 +4.6 V I IK input clamping current V I < 0 V [] 50 - m I OK output clamping current V O >V CC or V O <0V - ±50 m V O output voltage output HIGH or LOW state [2] 0.5 V CC + 0.5 V output 3-state [2] 0.5 +4.6 V power-down mode, V CC = 0 V [3] 0.5 +4.6 V I O output current V O = 0 V to V CC - ±50 m I CC supply current - 00 m I GND ground current 00 - m T stg storage temperature 65 +50 C P tot total power dissipation T amb = 40 C to +85 C SO20 package [4] - 500 mw TSSOP20 package [5] - 500 mw DHVQFN20 package [6] - 500 mw [] The minimum input voltage ratings may be exceeded if the input current ratings are observed. [2] The output voltage ratings may be exceeded if the output current ratings are observed. [3] When V CC = 0 V (Power-down mode), the output voltage can be 3.6 V in normal operation. [4] P tot derates linearly with 8 mw/k above 70 C. [5] P tot derates linearly with 5.5 mw/k above 60 C. [6] P tot derates linearly with 4.5 mw/k above 60 C. 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Max Unit V CC supply voltage.65 3.6 V V I input voltage 0 3.6 V V O output voltage output HIGH or LOW state 0 V CC V output 3-state 0 3.6 V power-down mode, V CC = 0 V 0 3.6 V T amb ambient temperature 40 +85 C t/ V input transition rise and fall rate V CC =.65 V to 2.7 V - 20 ns/v V CC = 2.7 V to 3.6 V - 0 ns/v _2 Product data sheet Rev. 02 7 January 2008 4 of 4

9. Static characteristics Table 6. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C Unit [] ll typical values are measured at V CC = 3.3 V and T amb = 25 C. [2] For transceivers, the parameter I OZ includes the input leakage current. Min Typ [] Max V IH HIGH-level input voltage V CC =.65 V to.95 V 0.65 V CC - - V V CC = 2.3 V to 2.7 V.7 - - V V CC = 2.7 V to 3.6 V 2.0 - - V V IL LOW-level input voltage V CC =.65 V to.95 V - - 0.35 V CC V V OH HIGH-level output voltage V I = V IH or V IL V OL LOW-level output voltage V I = V IH or V IL I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; V CC = 3.6 V V CC = 2.3 V to 2.7 V - - 0.7 V V CC = 2.7 V to 3.6 V - - 0.8 V I O = 00 µ; V CC =.65 V to 3.6 V V CC 0.2 - - V I O = 6 m; V CC =.65 V.25 - - V I O = 2 m; V CC = 2.3 V.8 - - V I O = 8 m; V CC = 2.3 V.7 - - V I O = 2 m; V CC = 2.7 V 2.2 - - V I O = 8 m; V CC = 3.0 V 2.4 - - V I O = 24 m; V CC = 3.0 V 2.2 - - V I O = 00 µ; V CC =.65 V to 3.6 V - - 0.2 V I O = 6 m; V CC =.65 V - - 0.3 V I O = 2 m; V CC = 2.3 V - - 0.4 V I O = 8 m; V CC = 2.3 V - - 0.6 V I O = 2 m; V CC = 2.7 V - - 0.4 V I O = 8 m; V CC = 3.0 V - - 0.4 V I O = 24 m; V CC = 3.0 V - - 0.55 V [2] - ±0. ±0.0 µ I I input leakage current V I =V CC or GND; V CC = 3.6 V - ±0. ±5.0 µ I OFF power-off leakage current V I or V O = 0 V to 3.6 V; V CC = 0 V - ±0. ±0.0 µ I CC supply current V I =V CC or GND; I O = 0 ; V CC = 3.6 V I CC additional supply current per input pin; V CC = 3.0 V to 3.6 V; V I = V CC 0.6 V; I O = 0 ; - 0.2 0 µ - 5 750 µ C I input capacitance - 3.5 - pf C I/O input/output capacitance - 3.5 - pf _2 Product data sheet Rev. 02 7 January 2008 5 of 4

0. Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7. Symbol Parameter Conditions 40 C to +85 C Unit Min Typ [] Max t pd propagation delay n to Bn; Bn to n; see Figure 5 [2] V CC =.65 V to.95 V.0 2.7 6.0 ns V CC = 2.3 V to 2.7 V.0 2. 3.5 ns V CC = 2.7 V.0 3.0 3.6 ns V CC = 3.0 V to 3.6 V.0 2.3 3.4 ns t en enable time OE to n; OE to Bn; see Figure 6 [2] V CC =.65 V to.95 V.0 4.0 8.6 ns V CC = 2.3 V to 2.7 V.0 3.0 6.0 ns V CC = 2.7 V.0 2.6 6.3 ns V CC = 3.0 V to 3.6 V.0 2.9 5.5 ns t dis disable time OE to n; OE to Bn; see Figure 6 [2] V CC =.65 V to.95 V.0 4.4 8.0 ns V CC = 2.3 V to 2.7 V.0 2.3 4.8 ns V CC = 2.7 V.0 3.3 5.3 ns V CC = 3.0 V to 3.6 V.0 3.2 5.5 ns C PD power dissipation per buffer; V I = GND to V CC ;V CC = 3.3 V [3] capacitance outputs enabled - 25 - pf outputs disabled - - pf [] ll typical values are measured at T amb = 25 C and V CC =.8 V, 2.5 V, 2.7 V and 3.3 V. [2] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [3] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+Σ(C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. _2 Product data sheet Rev. 02 7 January 2008 6 of 4

. Waveforms V I n, Bn input GND t PLH t PHL V OH Bn, n output V OL mna76 Fig 5. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Propagation delay input (n, Bn) to output (Bn, n) V I OE input GND t PLZ t PZL V CC output LOW-to-OFF OFF-to-LOW V OL V X t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND outputs enabled V Y outputs disabled outputs enabled mna367 Fig 6. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Enable and disable times Table 8. Measurement points Supply voltage Input Output V CC V I V X V Y.65 V to.95 V V CC 0.5 V CC 0.5 V CC V OL + 0.5 V V OH 0.5 V 2.3 V to 2.7 V V CC 0.5 V CC 0.5 V CC V OL + 0.5 V V OH 0.5 V 2.7 V 2.7 V.5 V.5 V V OL + 0.3 V V OH 0.3 V 3.0 V to 3.6 V 2.7 V.5 V.5 V V OL + 0.3 V V OH 0.3 V _2 Product data sheet Rev. 02 7 January 2008 7 of 4

V I negative pulse 0 V 90 % 0 % t W t f t r t r t f V I positive pulse 0 V 0 % 90 % t W V EXT V CC G V I DUT V O RL RT CL RL 00aae33 Fig 7. Test data is given in Table 9. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator C L = Load capacitance including jig and probe capacitance R L = Load resistor Load circuitry for switching times Table 9. Test data Supply voltage Input Load V EXT V CC V I t r, t f C L R L t PLH, t PHL t PLZ, t PZL t PHZ, t PZH.65 V to.95 V V CC 2.0 ns 30 pf kω open 2 V CC GND 2.3 V to 2.7 V V CC 2.0 ns 30 pf 500 Ω open 2 V CC GND 2.7 V 2.7 V 2.5 ns 50 pf 500 Ω open 6 V GND 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 Ω open 6 V GND _2 Product data sheet Rev. 02 7 January 2008 8 of 4

2. Package outline SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT63- D E X c y H E v M Z 20 Q 2 ( ) 3 pin index L p L θ e b p 0 w M detail X 0 5 0 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2.65 0. 2 3 b p c D () E () e H () E L L p Q v w y Z 0.3 0. 0.02 0.004 2.45 2.25 0.096 0.089 0.25 0.0 0.49 0.36 0.09 0.04 0.32 0.23 0.03 0.009 3.0 2.6 0.5 0.49 7.6 7.4 0.30 0.29.27 0.65 0.00 0.49 0.394 Note. Plastic or metal protrusions of 0.5 mm (0.006 inch) maximum per side are not included. 0.05.4 0.055. 0.4 0.043 0.06..0 0.043 0.039 0.25 0.25 0. 0.0 0.0 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.06 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT63-075E04 MS-03 99-2-27 03-02-9 Fig 8. Package outline SOT63- (SO20) _2 Product data sheet Rev. 02 7 January 2008 9 of 4

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360- D E X c y H E v M Z 20 Q pin index 2 ( ) 3 θ 0 w M e b p detail X L p L 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 2 3 b p c D () E (2) e H () E L L p Q v w y Z max. mm. 0.5 0.05 0.95 0.80 0.25 0.30 0.9 0.2 0. 6.6 6.4 4.5 4.3 0.65 6.6 6.2 0.75 0.50 0.4 0.3 0.2 0.3 0. 0.5 0.2 θ o 8 o 0 Notes. Plastic or metal protrusions of 0.5 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT360- MO-53 EUROPEN PROJECTION ISSUE DTE 99-2-27 03-02-9 Fig 9. Package outline SOT360- (TSSOP20) _2 Product data sheet Rev. 02 7 January 2008 0 of 4

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764- D B E c terminal index area detail X terminal index area e e b 2 9 v M w M C C B y C C y L 0 E h e 20 9 2 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT () max. b c D () D h E () E h e e L v w y y mm 0.05 0.00 0.30 0.8 0.2 4.6 4.4 3.5 2.85 2.6 2.4.5 0.85 0.5 3.5 0.5 0.3 0. 0.05 0.05 0. Note. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT764- - - - MO-24 - - - EUROPEN PROJECTION ISSUE DTE 02-0-7 03-0-27 Fig 0. Package outline SOT764- (DHVQFN20) _2 Product data sheet Rev. 02 7 January 2008 of 4

3. bbreviations Table 0. cronym CDM CMOS DUT ESD HBM MM TTL bbreviations Description Charged Device Model Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 4. Revision history Table. Revision history Document ID Release date Data sheet status Change notice Supersedes _2 2008007 Product data sheet _ Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 3: DHVQFN20 package added. Section 7: derating values added for DHVQFN20 package. Section 2: outline drawing added for DHVQFN20 package. _ 2003070 Product specification - - _2 Product data sheet Rev. 02 7 January 2008 2 of 4

5. Legal information 5. Data sheet status Document status [][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 5.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 5.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 6034) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 5.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 6. Contact information For additional information, please visit: http://www.nexperia.com For sales office addresses, send an email to: salesaddresses@nexperia.com _2 Product data sheet Rev. 02 7 January 2008 3 of 4

7. Contents General description...................... 2 Features............................... 3 Ordering information..................... 4 Functional diagram...................... 2 5 Pinning information...................... 3 5. Pinning............................... 3 5.2 Pin description......................... 3 6 Functional description................... 3 7 Limiting values.......................... 4 8 Recommended operating conditions........ 4 9 Static characteristics..................... 5 0 Dynamic characteristics.................. 6 Waveforms............................. 7 2 Package outline......................... 9 3 bbreviations.......................... 2 4 Revision history........................ 2 5 Legal information....................... 3 5. Data sheet status...................... 3 5.2 Definitions............................ 3 5.3 Disclaimers........................... 3 5.4 Trademarks........................... 3 6 Contact information..................... 3 7 Contents.............................. 4 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 07 January 2008