PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

Similar documents
DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

Generated by Foxit PDF Creator Foxit Software For evaluation only.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

SVS 5V & 3V. isplsi_2032lv

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

HF SuperPacker Pro 100W Amp Version 3

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

XIO2213ZAY REFERENCE DESIGN

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

Quickfilter Development Board, QF4A512 - DK

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

All use SMD component if possible

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

AKD4554-E Evaluation board Rev.0 for AK4554

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

V2F V2- V2+ AGND V4F V4- V4+

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

PCB NO. DM205A SOM-128-EX VER:0.6

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

H-LCD700 Service Manual

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.

ADSP-CM419F EZ-KIT SCHEMATIC

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

DO NOT POPULATE FOR 721A-B ASSY TYPE

NOTE: please place R8 close to J1

5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1

SVP-CX32_208 (4/4) Power / Ground

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

CPU AML8613 USB HOST JTAG KEY CARD Block RCA-3 AUDIO 2CH COAX OUTPUT. pin140/tms pin141/tdi pin142/tck pin143/tdo

R40 10K C27 C28 100P C36 R39 10K 100P R90 RES2 R89 RES2 C100K R121 R120 OPAMP1 OPAMP1 R97 2K2 R103 R105 W50K R123 6K C35 47uF OPAMP1 R1128K2

DNI = DO NOT INSTALL PLACE R3, R9, R47 & R49 ON THE TRACE - NO STUB R18 TO SHARE PADS W/ T5 R18 0. Date: Tuesday, March 26, 2013

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

HIgh Voltage chip Analysis Circuit (HIVAC)

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

RTL8211DG-VB/8211EG-VB Schematic

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

MSP430F16x Processor

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

POWER Size Document Number Rev Date: Friday, December 13, 2002

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

3JTech PP TTL/RS232. User s Manual & Programming Guide

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3

CONTENTS: REVISION HISTORY: NOTES:

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.

P&E Embedded Multilink Circuitry

MT9V128(SOC356) 63IBGA HB DEMO3 Card

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

Transcription:

R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* <LOK IGRM> Size ocument Number Rev <oc> <Revode> ate: Monday, September, Sheet of

VUS V_US_V US /R N R VUS GN - GN GN GN + GN US- uf US_M US_P -type connector R RE_M_OUT.uF R R MHz/N Y US_M US_P V_US_V V_US_V R V_US_V.k_% US_M US_P US_I_SLVE_SL.uF T_QFN_ V_US_V V_US_V U US_SPIF_IN US_R_EXT V US_PHY VSS_US_PHY US_M US_P VSS_US_PLL V US_PLL XTL_IN_MHZ XTL_OUT V XTL VSS_XTL SPIF EXT SPIF_IN I_SLVE_SLK_GPIO_ V SPIF_RX VSS_SPIF_RX I_SLVE_ST_GPIO_ PWM_LIGHT_GPIO_ V_US_V V ORE US_SPIF_OUT I_MSTER_ST_GPIO_ I_MSTER_SLK_GPIO_ VSS_MPLL V MPLL SPIF OUT T_QFN_Pin V P_ POR SPI_S_Z_N_POR SPI_T_R POR POR POR US_SPI_S US_SPI_I US_SPI_WP US_SPI_O US_SPI_LK R US_PLY_MLK R US_PLY_SK R US_PLY SR R US_PLY_SLR_SL V_US_V US_PLY_MLK US_PLY_SK US_PLY SR US_PLY_SLR_SL Play output port US_SPI_S US_SPI_I US_SPI_WP R K POR POR POR POR R V_US_V K SPI_V HOL_Z.uF US_SPI_LK US_SPI_O SPI Flash POR *bit(wp reserved) IS_SLK_OR_S_SLK_IN IS_ST OR_S_RIGHT_ST_IN IS_SLR_OR_S_LEFT_ST_IN IS_MLK GPIO_ IS_MLK_ IS SLK_OR_S_SLK_OUT IS_ST OR_S_RIGHT_ST_OUT IS_SLR_OR_S_LEFT_ST_OUT V P_ URT_RX_GPIO_ URT_TX_GPIO_ VSS_P_ V P_ V P_ VSS_P_ VSS_P_ V LPLL VSS_LPLL SPI_WP_Z_N_POR SPI_T_W_N_POR_ SPI_LK_N_POR_ R R R R R V_US_V J US_URT_TX US_URT_RX URT US_URT_RX US_URT_TX V_US_V V_US_V US_PLY_MLK US_PLY_SK US_PLY_SLR_SL N N N U S V SO HOL WP SK GN SI WXL J J V_US_V R K R K R K R K R K R K R K R K HEER X HEER US_I_SLVE_S PWM_GPIO_ US_I_MSTER_S US_I_MSTER_SL V_US_V RE_US_SK RE_US_SK RE_US SR RE_US SR RE_US_SLR_SL RE_US_SLR_SL RE_US_MLK RE_US_MLK RE input port V_US_V E V_US_V V_US_V PWM_GPIO_ R K/N U E T_V LE/N GN V WP SL S EEPROM XX /SO- SL_T S_T uf/.uf/.uf/.uf/ uf/.uf/.uf/ de-couple capcitors near by power pins.uf/.uf/.uf/.uf/ V_US_V R R.K.K US_I_SLVE_SL US_I_SLVE_S V_US_V SL_T S_T SL_T S_T JUMPERX J.*x US_I_SLVE_SL US_I_SLVE_S US_SPIF_OUT.uF R ONP J N PLY_SPIF_OUT_T PLY_SPIF_OUT_T J R JK SPIF OUT V_US_V V_US_V V_US_V R.K US_I_MSTER_SL US_I_MSTER_S R.K SL_T S_T JUMPERX J.*x US_I_MSTER_SL US_I_MSTER_S US_I_SLVE_SL R K US_I_SLVE_S R K R K PWM_GPIO_ SW.uF SW.uF.uF SW cc_pwr US_P US_M For Lighting & _.MM_X VUS R R P uf J _X_V P_SL R US_I_MSTER_SL P_S R US_I_MSTER_S V_US_V.uF RE_SPIF_OUT SPIF IN J R JK R J ONP.uF US_SPIF_IN PUSH UTTON PUSH UTTON PUSH UTTON VOL- Start VOL+ <T_LQFP_pin> Size ocument Number Rev <oc> <Revode> Monday, September, ate: Sheet of

T_PLY_x T_V PLY_SPIF_OUT_T PLY_SPIF_OUT_T.uF PLY_T_SPIF_IN SPIF_OUT.uF R JP SPIF OUT Play output port US_PLY_SK US_PLY SR US_PLY_SLR_SL US_PLY_MLK US_PLY_SK US_PLY SR US_PLY_SLR_SL J HEER X T IS, PM/S port PLY_SLK PLY_T PLY_LRK MHz Y R T_V_ PLY_SLK PLY_T PLY_LRK T_V XI_T XO_T.uF T_ U IS_ST/S_R_IN IS_SLR/S_L_IN IS_SLK/S_SLK_IN IS_ST/S_R_IN IS_SLR/S_L_IN GN V ORE VSS ORE VSS_P V P XTL_IN XTL_OUT LK_REF_OUT/POR# IS_SLK/S_SLK_IN IS_SLK/S_SLK_IN IS_ST/S_R_IN IS_SLR/S_L_IN SPIFN_IN/VREF SPIFP_IN SPIF_IN SPIF_IN SPIF_IN SPIF_IN I_SLK* I_ST* INT_Z* V_P VSS_P VSS_P V_P S_L/IS_SLR_OUT/POR# S_R/IS_ST_OUT/POR# S_SL/IS_SLK_OUT/POR* SPIF_OUT SR_REF_LK_IN# STTUS_OUT SR_FSIN IS_MLK_O/POR# VSS_P V_P IS_SLK/S_SLK_OUT IS_S/S_R_OUT/POR# IS_SLR/S_L_OUT GN V LPLL VSS LPLL GN GN S_MOE_OUT/POR* IS_MLK_O POR JP HEER /N T_V R R R R pf T_V_ pf pf N IS_MLK_ US_PLY_MLK IS_SLK_ IS_T_ IS_LRK_ pf HEER /N J HEER X POR POR POR POR POR IS_MLK_ Power On Latch POR#:IS Tx Salve/Master / (Master/Salve) T_V R K/N R RR R K R PLY_M_OUT pf/n R T_V POR T_V POR POR POR J ON/N uf.uf T_V.uF.uF uf.uf T_V_ POR#-#:X'tal (M) (.M) (.M) (.M) POR#-#:I I (x) (x) (x) (x).uf K K K K H/W configuration (POR setting) SL_T S_T SL_T S_T R R.K.K de-couple capcitors near by power pins V PLY uf U V PLY V PLY LINE-L J R JK J R JK LINE-R LINE-L LINE-R.nF.uF V.uF/ R R V PLY.nF.uF/.uF/.uF/ V PLY uf R PV PP PGN PM VNEG OUTL OUTR V GN EMP PM V LOO XSMT FMT LRK IN K SK FLT.uF/.uF/ _MUTE_PM R K/N R LRK_ T_ SLK_ IS_MLK_ R V PLY.uF V_PLY R K XSMT: Hi/Unmute Low/Mute LRK_ T_ SLK_ R R R Reserved for other IS_LRK_ IS_T_ IS_SLK_ J ON/N J JUMPER/N J JUMPER/N LINE-L LINE-R V PLY L /R V PLY L /R.uF/ uf uf <T PLY_> Size ocument Number Rev <oc> <Revode> Monday, September, ate: Sheet of

_VL J R JK R R K K R K pf uf/v V_RE_OP R K R K V_RE_OP I- NE R pf R pf IN_R uf/v.uf.uf uf uf U _RST_S IN_L REST# INL IN_R VQ INR V REF_GN _M FILT+ M LRK SLK V GN ST VL MLK M R R _V _VL _M _MLK _LRK _SLK R K R _T GN _IS S R JK J R K R K R K pf uf/v R K R K.uF uf uf/v.uf I- NE R pf R pf IN_L V_ uf P P.uF R V_RE R K /N _RST_S V_RE R N _M R V_RE R N _M V_RE R _V uf.uf _VL uf uf.uf V_RE_ V_ L /R.uF L V_RE_OP /R.uF T RE_x T IS output port (PM/S) JP HEER /N R.uF SPIF T_V SR_FSIN R N RE_SPIF_OUT RE_SPIF_OUT RE_SLK_T RE_T_T RE_LRK_T _MLK _MLK_IN J RE_US_SK RE_US SR RE_US_SLR_SL RE_MLK_T RE_US_MLK RE_US_MLK RE_US_SK RE_US SR RE_US_SLR_SL J _SLK _T _LRK R R R _SLK_T _T_T _LRK_T.uF U IS_ST/S_R_IN IS_SLR/S_L_IN IS_SLK/S_SLK_IN IS_ST/S_R_IN IS_SLR/S_L_IN IS_SLK/S_SLK_IN SPIFN_IN/VREF SPIFP_IN SPIF_IN SPIF_IN SPIF_IN SPIF_IN VSS_P V_P SPIF_OUT SR_REF_LK_IN# STTUS_OUT IS_MLK_O/POR# VSS_P V_P IS_MLK_O R T_V RE_MLK_T pf HEER X ON PLY_M_OUT R T_V_ T_V XI_T MHz/N Y XO_T GN V ORE VSS ORE VSS_P V P XTL_IN XTL_OUT LK_REF_OUT/POR# IS_SLK/S_SLK_IN IS_ST/S_R_IN IS_SLR/S_L_IN I_SLK* I_ST* INT_Z* V_P VSS_P S_L/IS_SLR_OUT/POR# S_R/IS_ST_OUT/POR# S_SL/IS_SLK_OUT/POR* IS_SLK/S_SLK_OUT IS_S/S_R_OUT/POR# IS_SLR/S_L_OUT S_MOE_OUT/POR* GN V LPLL VSS LPLL GN GN POR R R R pf T_V_ RE_SLK_T RE_T_T RE_LRK_T pf pf T_V T_ J POR POR POR POR R K/N R R K K RE_M_OUT R POR ON/N Reserved for MI T_V POR POR POR POR pf/n SL_T S_T SL_T S_T POR Power On Latch POR#:IS Tx Salve/Master / (Master/Salve) R RR uf.uf T_V.uF.uF uf de-couple capcitors near by power pins.uf T_V_.uF POR#-#:X'tal (M) (.M) (.M) (.M) POR#-#:I I (x) (x) (x) (x) K K K H/W configuration (POR setting) <_T_RE> Size ocument Number Rev <oc> <Revode> Monday, September, ate: Sheet of

SL_T S_T JUMPERX J R.K R.K MU_SL MU_S.*x MU_S MU_SL R R.uF P P K P P P P P U MU EFM-QSOP P. P. P. P. P. P. P. P. GN P. V P. RST#/K P. /P. P. P. P. P. P. P. P. P. EFM-QSOP P P P P P P P P P P P TX RX R INPUT_SEL R R OUT_FREQ OUT_FREQ R K R K OUT_FREQ JUMPERX SW R R R OUT_FREQ.*x R K K K K R K R K R K R K LE_ LE_ LE_ LE_ LE LE LE LE J P P P P P.uF P P R K/N LE/N R K/N LE/N R K P JP HEER Rec PM / S R K P JP HEER Rec Master / Slave RE: OUTPUT Fs FREQ SELET R K INPUT_SEL J HEER X K R N K ISP R K R K P R K P P JUMPERX R K R K R.*x K P R K R K PLY INPUT H SELET TX RX J URT SW PUSH UTTON.uF.uF SW PUSH UTTON SW R R R K SW_: Rec / bit SW_: Rec Source OX/ R K MU GPI* <MU> PLY: T I/P channel Select Size ocument Number Rev <oc> <Revode> ate: Monday, September, Sheet of

JP HEER /N V_IN uf V_US_V U VIN.uF uf K- J/GN VO VO V_ L R.uF uf V_US_V /R.uF L /R T_V_.uF V.uF L uh V_PLY_.uF uf U P-.V IN OUT ody GN V_PLY uf IN V J ON V_IN uf N/N V uf V.uF uf uf.uf U P-.V IN OUT ody GN uf uf.uf V L /R V_US_V /R L uf.uf uf V.uF L uh V_RE_.uF uf U P-.V IN OUT ody GN V_RE uf VUS V V_US_V L T_V uf N/N uf.uf uf uf /R.uF uf.uf uf US_Power(V_US) N URRENT.!! Power for T & Ts temporary JP HEER /N JP HEER /N JP HEER /N JP HEER /N JP HEER /N JP S HOLE-V HEER /N S HOLE-V S HOLE-V S HOLE-V <POWER> Size ocument Number Rev <oc> <Revode> ate: Monday, September, Sheet of