BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

Similar documents
BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

BUK71/ AIE. TrenchPLUS standard level FET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PSMN002-25P; PSMN002-25B

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHM21NQ15T. TrenchMOS standard level FET

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PHP7NQ60E; PHX7NQ60E

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

TrenchMOS ultra low level FET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK B. N-channel TrenchMOS standard level FET

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

BUK A. N-channel TrenchMOS standard level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

FEATURES SYMBOL QUICK REFERENCE DATA

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BF545A; BF545B; BF545C

BUK B. N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS transistor

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

P-channel enhancement mode MOS transistor

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

FEATURES SYMBOL QUICK REFERENCE DATA

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PHT4NQ10LT. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

60 V, 0.3 A N-channel Trench MOSFET

PINNING - SOT404 PIN CONFIGURATION SYMBOL

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

SMD version of BUK125-50L

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PSMN K. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

Transcription:

Rev. 1 9 August 22 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS technology, featuring very low on-state resistance, TrenchPLUS current sensing and diodes for ESD protection. Product availability: BUK719-75AIE in SOT426 (D 2 -PAK) BUK799-75AIE in SOT263B (TO-22AB). 1.2 Features Integrated current sensor ESD protection Q11 compliant Standard level compatible. 1.3 Applications Variable Valve Timing for engines Electrical Power Assisted Steering. 1.4 Quick reference data V DS 75 V I D 12 A R DSon = 8. mω (typ) I D /I sense = 5 (typ). 2. Pinning information Table 1: Pinning - SOT426 and SOT263B, simplified outline and symbol Pin Description Simplified outline Symbol 1 gate (g) 2 I sense mb mb d 3 drain (d) 4 Kelvin source 5 source (s) 1 2 3 4 5 g mb mounting base; connected to drain (d) Front view MBK127 1 5 MBL263 MBL368 I sense s Kelvin source SOT426 (D 2 -PAK) SOT263B (TO-22AB)

3. Limiting values Table 2: Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage (DC) - 75 V V DGS drain-gate voltage (DC) - 75 V V GS gate-source voltage (DC) - ±2 V I D drain current (DC) T mb =25 C; V GS =1V; [1] - 12 A Figure 2 and 3 [2] - 75 A T mb = 1 C; V GS =1V;Figure 2 [2] - 75 A I DM peak drain current T mb =25 C; pulsed; t p 1 µs; - 48 A Figure 3 P tot total power dissipation T mb =25 C; Figure 1-272 W I GS(CL) gate-source clamping current continuous - 1 ma t p = 5 ms; δ =.1-5 ma T stg storage temperature 55 +175 C T j junction temperature 55 +175 C Source-drain diode I DR reverse drain current (DC) T mb =25 C [1] - 12 A [2] - 75 A I DRM peak reverse drain current T mb =25 C; pulsed; t p 1 µs - 48 A Avalanche ruggedness E DS(AL)S non-repetitive drain-source avalanche energy Electrostatic discharge V esd electrostatic discharge voltage; all pins [1] Current is limited by power dissipation chip rating [2] Continuous current is limited by package. unclamped inductive load; I D =75A; V DS 75 V; V GS =1V; R GS =5Ω; starting T j =25 C Human Body Model; C = 1 pf; R = 1.5 kω - 739 mj - 6 kv Product data Rev. 1 9 August 22 2 of 15

12 3na19 12 3ni95 P der (%) I D (A) 8 8 Capped at 75 A due to package 4 4 5 1 15 2 T mb ( C) 5 1 15 2 T mb ( C) P der = P tot ---------------------- 1% P tot ( 25 C ) V GS 1 V Fig 1. Normalized total power dissipation as a function of mounting base temperature. Fig 2. Continuous drain current as a function of mounting base temperature. 1 3 3ni96 I D (A) 1 2 Limit R DSon = V DS /I D t p = 1 µs 1 µs Capped at 75 A due to package 1 ms 1 DC 1 ms 1 ms 1 1 1 1 2 1 3 V DS (V) Fig 3. T mb =25 C; I DM single pulse. Safe operating area; continuous and peak drain currents as a function of drain-source voltage. Product data Rev. 1 9 August 22 3 of 15

4. Thermal characteristics Table 3: Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-a) thermal resistance from junction to ambient SOT263B vertical in still air - 6 - K/W SOT426 minimum footprint; mounted on a PCB - 5 - K/W R th(j-mb) thermal resistance from junction to mounting base Figure 4 - -.55 K/W 4.1 Transient thermal impedance 1 3ni64 Z th(j-mb) (K/W) δ =.5 1-1.2.1.5.2 1-2 P t p δ = T 1-3 single shot 1-6 1-5 1-4 1-3 1-2 1-1 1 1 t p (s) t p T t Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration. Product data Rev. 1 9 August 22 4 of 15

5. Characteristics Table 4: Characteristics T j =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown I D =.25 ma; V GS =V voltage T j =25 C 75 - - V T j = 55 C 7 - - V V GS(th) gate-source threshold voltage I D = 1 ma; V DS =V GS ; Figure 9 T j =25 C 2 3 4 V T j = 175 C 1 - - V T j = 55 C - - 4.4 V I DSS drain-source leakage current V DS = 75 V; V GS =V T j =25 C -.1 1 µa T j = 175 C - - 25 µa V (BR)GSS gate-source breakdown voltage I G = ±1 ma; 55 C <T j < 175 C 2 22 - V I GSS gate-source leakage current V GS = ±1 V; V DS =V T j =25 C - 22 1 na T j = 175 C - - 1 µa R DSon drain-source on-state resistance I D /I sense ratio of drain current to sense current Dynamic characteristics V GS =1V; I D =5A; Figure 7 and 8 T j =25 C - 8 9 mω T j = 175 C - - 19 mω V GS >1V; 55 C <T j < 175 C 45 5 55 Q g(tot) total gate charge V GS = 1V; V DS =6V; - 121 - nc Q gs gate-source charge I D =25A;Figure 14-2 - nc Q gd gate-drain (Miller) charge - 44 - nc C iss input capacitance V GS =V; V DS =25V; - 47 - pf C oss output capacitance f = 1 MHz; Figure 12-8 - pf C rss reverse transfer capacitance - 455 - pf t d(on) turn-on delay time V DS = 3 V; R L = 1.2 Ω; - 35 - ns t r rise time V GS =1V; R G =1Ω - 18 - ns t d(off) turn-off delay time - 185 - ns t f fall time - 1 - ns L d internal drain inductance measured from upper edge of drain mounting base to centre of die - 2.5 - nh L s internal source inductance measured from source lead to source bond pad Source-drain diode - 7.5 - nh Product data Rev. 1 9 August 22 5 of 15

Table 4: Characteristics continued T j =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit V SD source-drain (diode forward) voltage I S = 25 A; V GS =V; Figure 16 -.85 1.2 V t rr reverse recovery time I S =2A;dI S /dt = 1 A/µs - 75 - ns Q r recovered charge V GS = 1 V; V DS =3V - 27 - nc Product data Rev. 1 9 August 22 6 of 15

35 I D (A) 28 2 1 9 8.5 8 3ni8 label is V GS (V) 7.5 16 R DSon (mω) 14 3ni82 21 7 12 6.5 14 6 1 7 5.5 5 4.5 2 4 6 8 1 V DS (V) 8 6 5 1 15 2 V GS (V) Fig 5. T j =25 C; t p = 3 µs T j =25 C; I D =5A Output characteristics: drain current as a function of drain-source voltage; typical values. Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values. 2 R DSon (mω) V GS = 5.5V 6 V 6.5V 7 V 3ni81 2.4 a 3nb25 15 1.6 1 5 8 V 1 V 2 V.8 1 2 3 4 I D (A) -6 6 12 18 T j ( C) Fig 7. T j =25 C; t p = 3 µs Drain-source on-state resistance as a function of drain current; typical values. Fig 8. R a = DSon ---------------------------- R DSon ( 25 C ) Normalized drain-source on-state resistance factor as a function of junction temperature. Product data Rev. 1 9 August 22 7 of 15

5 V GS(th) (V) 4 max 3aa32 1-1 I D (A) 1-2 3aa35 3 typ 1-3 min typ max 2 min 1-4 1 1-5 -6 6 12 18 T j ( C) 1-6 2 4 6 V GS (V) Fig 9. I D = 1 ma; V DS =V GS Gate-source threshold voltage as a function of junction temperature. T j =25 C; V DS =V GS Fig 1. Sub-threshold drain current as a function of gate-source voltage. 8 g fs (S) 3ni83 8 C (pf) 3ni97 6 6 C iss 4 4 C rss C oss 2 2 25 5 75 1 I D (A) 1-2 1-1 1 1 1 2 V DS (V) T j =25 C; V DS =25V Fig 11. Forward transconductance as a function of drain current; typical values. V GS = V; f = 1 MHz Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values. Product data Rev. 1 9 August 22 8 of 15

1 I D (A) 75 3ni84 1 V GS (V) 8 3ni92 6 14 V 5 4 V DS = 6 V 25 175 C T j = 25 C 2 2 4 6 8 V GS (V) 5 1 15 Q G (nc) V DS =25V T j =25 C; I D =25A Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values. Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values. 6 I D /I sense 3ni98 1 I S (A) 3ni85 55 75 5 5 175 C 45 25 T j = 25 C 4 4 8 12 16 2 V GS (V)..4.8 1.2 1.6 V SD (V) I D =25A V GS =V Fig 15. Drain-sense current ratio as a function of gate-source voltage; typical values. Fig 16. Reverse diode current as function of reverse diode voltage; typical values. Product data Rev. 1 9 August 22 9 of 15

6. Package outline Plastic single-ended surface mounted package (Philips version of D 2 -PAK); 5 leads (one lead cropped) SOT426 A E A 1 D 1 mounting base D H D 3 1 2 4 5 L p e e e e b c Q 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A 1 b c D max. D 1 E e L p H D Q mm 4.5 4.1 1.4 1.27.85.6.64.46 11 1.6 1.2 1.3 9.7 1.7 2.9 2.1 15.8 14.8 2.6 2.2 OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT426 98-12-14 99-6-25 Fig 17. SOT426 (D 2 -PAK). Product data Rev. 1 9 August 22 1 of 15

Plastic single-ended package; heatsink mounted; 1 mounting hole; 5-lead TO-22 SOT263B E p 1 p A A 1 q D 1 D mounting base L 1 Q L m L 2 1 5 e b w M c 5 1 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 b c D D1 E e L L1 (1) L2 (2) m p p 1 q Q w mm 4.5 1.39.85.7 15.8 6.4 1.3 1.7 4.1 1.27.7.4 15.2 5.9 9.7 15. 13.5 2.4 1.6.5.8.6 3.8 3.6 4.3 4.1 3. 2.7 2.6 2.2.4 Notes 1. Terminal dimensions are uncontrolled in this zone. 2. Positional accuracy of the terminals is controlled in this zone. OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT263B 5-lead TO-22 1-1-11 Fig 18. SOT263B (TO-22AB). Product data Rev. 1 9 August 22 11 of 15

7. Soldering handbook, full pagewidth 1.5 1.85 1.6 1.5 7.5 7.4 1.7 2.25 2.15 8.15 8.35 1.5 8.275 4.6.3 4.85 5.4 7.95 8.75 3..2 solder lands solder resist 1.7 (2 ) 3.4 8.15.9 1. MSD58 occupied area solder paste Dimensions in mm. Fig 19. Reflow soldering footprint for SOT426. Product data Rev. 1 9 August 22 12 of 15

8. Revision history Table 5: Revision history Rev Date CPCN Description 1 2289 - Product data; initial version Product data Rev. 1 9 August 22 13 of 15

9. Data sheet status Data sheet status [1] Product status [2] Definition Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-65A. [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. 1. Definitions 11. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 6134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 12. Trademarks TrenchMOS is a trademark of Koninklijke Philips Electronics N.V. Contact information For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com. Fax: +31 4 27 24825 9397 75 9879 Koninklijke Philips Electronics N.V. 22. All rights reserved. Product data Rev. 1 9 August 22 14 of 15

Contents 1 Product profile.......................... 1 1.1 Description............................ 1 1.2 Features.............................. 1 1.3 Applications........................... 1 1.4 Quick reference data..................... 1 2 Pinning information...................... 1 3 Limiting values.......................... 2 4 Thermal characteristics................... 4 4.1 Transient thermal impedance.............. 4 5 Characteristics.......................... 5 6 Package outline........................ 1 7 Soldering............................. 12 8 Revision history........................ 13 9 Data sheet status....................... 14 1 Definitions............................ 14 11 Disclaimers............................ 14 12 Trademarks............................ 14 Koninklijke Philips Electronics N.V. 22. Printed in The Netherlands All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 9 August 22 Document order number: 9397 75 9879