Resonant Tunnel Diode (RTD) Stability

Similar documents
Tunnel Diodes (Esaki Diode)

Tunneling transport. Courtesy Prof. S. Sawyer, RPI Also Davies Ch. 5

Resonant tunneling diodes (RTDs)

ELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling

Chapter 4 Transients. Chapter 4 Transients

Introduction to AC Circuits (Capacitors and Inductors)

Zeeman splitting of single semiconductor impurities in resonant tunneling heterostructures

Sample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.

Refinements to Incremental Transistor Model

AC Circuits Homework Set

Diodes for Power Electronic Applications

First-order transient

SUPPLEMENTARY INFORMATION

I C. A Pulsed collector current, t p limited by T jmax I Cpuls 3.5 Turn off safe operating area V CE 1200V, T j 150 C - 3.

Inductance, RL and RLC Circuits

Figure Circuit for Question 1. Figure Circuit for Question 2

Switching characteristics of lateral-type and vertical-type SiC JFETs depending on their internal parasitic capacitances

University of California, Berkeley Physics H7B Spring 1999 (Strovink) SOLUTION TO PROBLEM SET 11 Solutions by P. Pebler

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

Lecture 37: Frequency response. Context

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Lecture 5 Junction characterisation

Soft Switching Series

Chapter 2 Voltage-, Current-, and Z-source Converters

60 30 Pulsed collector current, t p limited by T jmax I Cpuls 90 Turn off safe operating area V CE 900V, T j 175 C - 90 Diode forward current

SGB02N120. Fast IGBT in NPT-technology. Power Semiconductors 1 Rev. 2_3 Jan 07

Saroj P. Dash. Chalmers University of Technology. Göteborg, Sweden. Microtechnology and Nanoscience-MC2

Quantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.

Conventional Paper-I-2011 PART-A

Electronic Circuits Summary

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

Thermionic Current Modeling and Equivalent Circuit of a III-V MQW P-I-N Photovoltaic Heterostructure

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits

Lecture 39. PHYC 161 Fall 2016

IKW40N120T2 TrenchStop 2 nd Generation Series

(Refer Slide Time: 03:41)

Soft Switching Series I C I F I FSM

Inducing Chaos in the p/n Junction

EE141Microelettronica. CMOS Logic

ECE Networks & Systems

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Last Name _Di Tredici_ Given Name _Venere_ ID Number

IXBX50N360HV. = 3600V = 50A V CE(sat) 2.9V. BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency. Advance Technical Information

Electromagnetic Oscillations and Alternating Current. 1. Electromagnetic oscillations and LC circuit 2. Alternating Current 3.

This is the 15th lecture of this course in which we begin a new topic, Excess Carriers. This topic will be covered in two lectures.

Lecture 12 CMOS Delay & Transient Response

IGP03N120H2 IGW03N120H2

APPLICATION Traction drives, High Reliability Converters / Inverters, DC choppers CM1000HG-130XA

IXBT12N300 IXBH12N300

Lecture 04: Single Transistor Ampliers

EE292: Fundamentals of ECE

The output voltage is given by,

Bloch Oscillating Super-Superlattices

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

IXBH42N170 IXBT42N170

Class E Design Formulas V DD

Chapter 32. Inductance

Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits

RC, RL, and LCR Circuits

IXBK55N300 IXBX55N300


Conventional Paper I (a) (i) What are ferroelectric materials? What advantages do they have over conventional dielectric materials?

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Sinusoidal Steady-State Analysis

MMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Solid State Electronics. Final Examination

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 14.

Achieving Accurate Results With a Circuit Simulator. Ken Kundert and Ian Clifford Cadence Design Systems Analog Division San Jose, Calif 95134

Package Lead Code Identification SINGLE 3 SERIES 3 UNCONNECTED PAIR RING QUAD

CIRCUIT ELEMENT: CAPACITOR

IXBT24N170 IXBH24N170

Self-inductance A time-varying current in a circuit produces an induced emf opposing the emf that initially set up the time-varying current.

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

Ballistic Electron Spectroscopy of Quantum Mechanical Anti-reflection Coatings for GaAs/AlGaAs Superlattices

The process of analysing a circuit using the Laplace technique can be broken down into a series of straightforward steps:

Sinusoidal Response of RLC Circuits

ENHANCEMENT OF NANO-RC SWITCHING DELAY DUE TO THE RESISTANCE BLOW-UP IN InGaAs

Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode

Coupled Electrical Oscillators Physics Advanced Physics Lab - Summer 2018 Don Heiman, Northeastern University, 5/24/2018

PDN Planning and Capacitor Selection, Part 1

IXBK55N300 IXBX55N300

To find the step response of an RC circuit

I C P tot 138 W

Semiconductor Physics. Lecture 6

Single Phase Fast Recovery Bridge (Power Modules), 61 A

EM Oscillations. David J. Starling Penn State Hazleton PHYS 212

AOT404 N-Channel Enhancement Mode Field Effect Transistor

Low Loss DuoPack : IGBT in TrenchStop and Fieldstop technology with soft, fast recovery anti-parallel Emitter Controlled HE diode

Quantum Phenomena & Nanotechnology (4B5)

V CE I C (T C =100 C) V CE(sat) (T C =25 C) 1.55V. Symbol V GE I C I CM I LM I F I FM. t SC P D T L. R θ JA

Electricity and Light Pre Lab Questions

ECE PN Junctions and Diodes

Transcription:

sonant Tunnel Diode (RTD) Stability J. E. Morris and D. W. Matson Department of Electrical & Computer Engineering, Portland State University Portland, Oregon 97207-0751, U. S. A. j.e.morris@ieee.org Abstract: Small signal RTD behavior defines whether circuit applications will be stable or unstable. The paper presents a MATLAB analysis of a 3 rd -order model to delineate graphical stability regions, and to interpret these with the assistance of prior 2 nd -order results for Esaki tunnel diodes (TDs.) A new 4 th -order model is developed, which is more successful in predicting published bias stability data. 1. INTRODUCTION RTDs offer the potential for terahertz operation in monolithic circuits where all functional units can be contained within regions of dimensions 20μm or so. The circuit concepts parallel those of Esaki TD circuits of the 1960 s, with the same isolation problems of a two-terminal device. The need for three-terminal operation has led to a number of composite device configurations. However, the basic RTD is still the core device, and its circuit operation must be fully understood for successful design. In particular, the question of bias stability is addressed in this paper, with application also to the transient switching behavior of the TD circuit as the switching transient approaches its final target bias point. The basic principle of the RTD is illustrated in Figure 1. The device shown consists of two degenerate n-type semiconductors (e.g. n + -GaAs) separated from a (GaAs) quantum well by two tunneling barriers of (ideally) equal thickness (e.g. Al x Ga 1-x As.) Well widths of 7nm and barrier thicknesses around 2.5nm are often quoted. Electrons in the well are restricted to narrow permitted energy levels, (e.g. E 1 in Figure 1,) and resonant tunneling through the double barrier takes place when the bias voltage aligns E 1 with the Fermi level in the supply electrode. As the voltage continues to increase, E 1 drops below the conduction band edge, and the resonant tunneling current falls off. One can observe multiple peaks if the tunneling barrier heights are sufficient for the quantum well to sustain multiple permitted levels. However, only a single peak is considered below. The excess current observed at higher bias comes from a mixture of normal two-step tunneling and thermionic emission over the barrier. Fig. 1. Basic RTD concepts: energy band model and characteristics. Three examples of practical characteristics are shown in Figure 2, reproduced from ference [1]. Note the distortion observed in the negative resistance region of the RTD peak for the two higher current cases. This effect is well-known for TD curve-tracing, and comes from self-rectification (by the non-linear characteristic) of a parasitic high-frequency selfoscillation signal due to an unstable bias configuration as the characteristic sweep moves through the 0-7803-9324-4/05/$20.00 2005 IEEE - 6-28 th Int. Spring Seminar on Electronics Technology

negative resistance region. Note that this problem is not seen in the third case, where the current peak is lower, and the negative resistance slope less. I S R S I L L S + R L V j _ I j C j L Q L L Fig. 3. Bias circuit for theoretical development. 2. THEORY Fig. 2. Experimental RTD characteristics [1]. A generic (bias) circuit is shown in Figure 3 [2], where the static RTD characteristic is represented by I j = f(v j ). A successful curve tracing of the static characteristic requires single intersections of the load line with the characteristic, i.e. a Thevenin voltage source impedance R less than the minimum negative differential resistance (NDR), R D = (di j /dv j ) -1. The resistances R S and R L are intended to represent nonideal series, (bulk semiconductor, and interconnect or lead,) and load/source resistances, respectively. L L similarly represents parasitic inductive effects. The device capacitance, C j, represents the sum of the depletion layer and quantum capacitances, C d and C w =dq w /dv j, respectively, the latter associated with charge storage in the quantum well. C j is clearly bias dependent, but is represented below as constant, C, for simplicity. It is also recognized that the quantum well electronic charge in the permitted energy level(s), which is required for the resonant tunneling mechanism, takes a finite time to establish by conventional single barrier tunneling. This effect can be represented by a pseudo-inductance, but there is argument on where this should appear in the circuit model, i.e. as L S [1] or L Q [3]. (L S includes parasitic lead inductance, and so might also be included in a circuit model with L Q.) The circuit equations may be solved by writing them in differential form, (with di in /dt = 0,) and translating the origin to the DC bias point, etc., or (more simply) by considering the small signal response in terms of s=σ+jω in the complex plane. 2.1. Gering et al (L S ) Model [1] Setting L Q = 0 in Figure 3, gives the second-order characteristic equation: s 2 + Ps + Q = 0, where P = R/L + 1/R D C Q = (1 + R/R D )/LC - 7-28 th Int. Spring Seminar on Electronics Technology

with R=R L +R S and L=L L +L S. Note that the quantum pseudo-inductance is included within L S in this case, (and may account for all of L S.) These results are the same as have been previously obtained for Esaki TD circuits, with interpretations as given below [4]. 2.2. General (L Q & L S ) Model (Fig. 3) The general result for Figure 3 is a third-order characteristic equation: s 3 + Ps 2 + Qs + T = 0, where P = R/L + R D /L Q Q = (L + L Q + RR D C)/LL Q C T = (R + R D )/LL Q C with R=R L +R S and L=L L +L S, again. 2.3. Brown et al (L Q ) Model [3] Setting L S = 0 in Figure 3 gives the same result as in Section 2.2 immediately above, except with L = L L. 2.4. New Split-C Composite L Q Model It does not seem reasonable that the quantum pseudo-inductance L Q would control the development of the depletion region charge, so it should not be in series with C D, but it equally clearly should be in series with C W. Consequently, an alternative model is proposed for the next stage of work, with C split into its constituent parts. The modified model is shown in Figure 4. The characteristic equation of the generalized circuit with this model is a quartic: s 4 + Ps 3 + Qs 2 + Ts + W =0 where P = R/L + 1/R D C W Q = 1/L Q C S + (1/C D + R/R D C W )/L T = ((L + L Q )/RR D C W + R/C S )/LL Q W = (1 + R/R D )/LL Q C D C W and 1/C S = 1/C D + 1/C W. This can be reduced to a more manageable third order equation for L=0, s 3 + Ps 2 + Qs + T = 0, where P = 1/R D C W + 1/RC D Q = 1/L Q C S + 1/RR D C D C W T = C D C W L Q /R P and R P = RR D /(R+R D ). 2 1 Lq Rs + Cd Vj Ij Cw _ Fig. 4. Modified RTD model. 3. 2 ND ORDER (GERING) MODEL All possible circuit responses are classified by regions of the P-Q plane in Figure 5, with the corresponding roots, s 1 and s 2, of the characteristic equations illustrated for each region. The region Q<0 is only accessible for R D <0 and R> R D, and the complex plane response corresponds to a saddle point. Stable bias requires P>0, which is achieved for all positive R D, or with R>L/ R D C for R D <0. The parabola divides node and focus behaviors in regions where Q>¼P 2 and Q<¼P 2, respectively, and corresponds to the critical damping condition. The forms of these (dynamic) behaviors are shown in Figure 6 for an instantaneous operating point in the vicinity of a bias point intersection of the DC (static) load line with the device characteristic. An example of the variation of circuit responses as R D varies with different TD bias points is shown in Figure 7 for nine different external circuits. Focusing on Figures 5 and 6, one can see that a switching trajectory will settle to a stable bias point with an over-damped or under-damped response if the bias point is a stable node or stable focus respectively. One of these cases will apply for ALL regions of positive R D slope. The situation is more interesting for the NDR region, for there is no real bias point for R> R D, and saddle behavior prevails. In order to have a single-valued bias point in the NDR, it is necessary that R< R D, and only the R=10Ω case in Figure 7 qualifies throughout the NDR region with R D MIN = 25Ω. However, for the parameters given and L MIN =10nH, R must be greater than 20Ω for stable curve-tracing at R D MIN, so the stable focus goes unstable around this region. In general, the unstable node situation corresponds to large L, and astable - 8-28 th Int. Spring Seminar on Electronics Technology

multivibrator operation, whereas an unstable focus is usually observed as oscillation about the bias point, or as in Figure 2A&B, due to self-rectification. Fig. 5. 2 nd order complex s-plane responses, and relationships to P-Q plane regions. Fig. 7. Tunnel diode stability regions for R=10, 100, & 1000Ω, and L=10, 100, & 1000nH. (TD: I P = 5mA, I V = 1mA, V P = 60mV, V V = 340mV; NDR R D MIN = 25Ω; C = 20pF.) S: saddle point; SN: stable node; SF: stable focus; UN: unstable node; UF: unstable focus. 4. 3 RD ORDER (BROWN) MODEL Fig. 6. 2 nd order responses in the P-Q plane, and accessible regions for real circuits. One of the objectives of this work has been to develop a 3-D equivalent of the 2-D P-Q plane diagram to similarly clarify the way in which stability and circuit performance vary with external circuit parameters and bias point on the device characteristic. Figures 8 and 9 show progress to date. The 3-D surfaces of Figure 9 are obviously not as easy to interpret as their 2-D equivalents, and only the T>0 case is shown. Figure 8 shows the s-plane responses, which are the same as for the 2 nd order case, but with the addition of a stable left-hand half-plane root on the real axis. T<0 transfers this root to the unstable righthand half-plane, whenever R+R D <0, i.e. always when R < R D in the NDR region, i.e. for any DC bias configuration for NDR region curve-tracing. This would certainly seem to explain why there are almost no satisfactory RTD characteristic curves seen in the literature, (but note Figure 2C as an exception.) - 9-28 th Int. Spring Seminar on Electronics Technology

Fig. 8 W (stable node) 2 Fig. 8 W (a) Surface corresponds to Fig. 8: W Fig. 8 (stable focus) Fig. 8 Y (b) Surface corresponds to Fig. 8: Y Fig. 8 Y (unstable focus) 2 Fig. 8 YZ Fig. 8 Z (unstable node) Fig. 8: Complex plane poles for transient responses. (c) Surface corresponds to Fig. 8: YZ Fig. 9: P-Q-T surfaces for Fig. 2 transitions. - 10-28 th Int. Spring Seminar on Electronics Technology

5. NDR REGION BIAS STABILITY Single-valued bias in the NDR region requires that R< R D MIN, where R D <0. The stability requirements for the 3 rd order model of Brown et al are that R> R D from T>0, and R<(L+L Q )/ R D C from Q>0. The first conflicts with the bias condition, so stable NDR region bias is not possible with this model. For the 2 nd and 4 th order models, and for the 3 rd order approximation to the 4 th order one, the conditions are: R < R D & R > (L+L Q )/ R D (C D +C W ), where (L+L Q ) and (C D +C W ) reduce to L and C for the 2 nd order, and L=0 for the 4 th order approximation. It is difficult to find reliable component data to test the models. Table 1 uses reference [2] data drawn from Gering [1] and Brown [3]. R S is estimated from semiconductor parameters in both cases, but the stable plot of Figure 2C ( Gering C ) suggests that the value of 0.17Ω is an underestimate. The table indicates that stable curve-tracing is also possible for Brown 2 & 3, but the value of R S =5Ω quoted does not meet the criteria. However, the most significant result is that there are RTD device structures for which stable curve-tracing will not be possible, even with zero stray circuit inductance. While, in comparison with TDs, L is typically one order of magnitude less, C may be 1-3 orders less, making the second requirement impossible to meet in some cases. High Frequency Measurements Calculated Charac Stability RTD R S C L(nH) R D (Ω) R S (Ω) C(pF) R D MIN R D > R > L/ R D C Possible? Gering A 3.00pF 1.01 1-2.0 <0.17 2.96 2.0Ω 0.17Ω? 168Ω No Gering B 2.75pF 0.93 1-5.7 <0.17 2.77 5.7Ω 0.17Ω? 59Ω No Gering C 2.60pF 0.89 1-156 <0.17 2.61 156Ω 0.17Ω? 2.2Ω Yes 3 Brown 1 5Ω 0.77fF -33Ω 33Ω 5Ω 78Ω 2 No Brown 2 5Ω 18.5fF -17Ω 17Ω 5Ω 5.9Ω 2 Yes 4 Brown 3 5Ω 2.8pf? -50Ω 50Ω 5Ω 32Ω 2 Yes 4 Brown 4 5Ω 190fF? -39Ω 39Ω 5Ω 14Ω 2 Yes 4 Table 1. Device and circuit parameters for negative differential resistance (NDR) region bias stability. Notes: (1) Lead inductance calculated to be 0.445nH (2) Calculated from L Q =τ 1 R D, where τ 1 = h/2πг 1 and Г 1 is resonant energy level half-width. τ 1 lifetimes are 6.0ps (L Q =19.8pH), 0.11ps (L Q =1.87pH), 90ps (L Q =4.5nH), 2.64ps (L Q =88.44pH) (3) Stable characteristic curve suggests R >2.2Ω (4) 5Ω does not meet the second criterion for any case; (close for Brown 2) REFERENCES [1] J. M. Gering, D. A. Krim, D. G. Morgan, P. D. Coleman, W. Kopp, and H. Morkoc, "A small signal equivalent-circuit model for GaAs-Al x Ga 1-x As resonant tunneling heterostructures at microwave frequencies", J. Appl. Phys., vol. 61, no. 1, 1987, pp. 271-276. [2] C.-Y. Huang, J. E. Morris, and Y.-K. Su, Generalized formula for the stability and instbility criteria of surrent-voltage characteristics measurements in the negative differential conductance region of a resonant tunneling diode, J. Appl. Phys., vol. 82, no. 5, 1997, pp. 2690-2696. [3] E. R. Brown, C. D. Parker, and T. C. L. G. Sollner, "Effect of quasibound-state lifetime on the oscillation power of resonant tunneling diodes", Appl. Phys. Lett., vol. 54, no. 10, 1989, pp. 934-936. [4] J. E. Morris, Inductive effects in tunnel diode circuits, M.Sc. thesis, University of Auckland, 1967. - 11-28 th Int. Spring Seminar on Electronics Technology