Package Type. IXDD614PI 8-Pin DIP Tube 50 OUT 8-Lead Power SOIC with Exposed Metal Back Tube 100

Similar documents
Logic Configuration Part Number Package Type Packing Method Quantity. IX4423N 8-Pin SOIC Tube 100 IX4423NTR 8-Pin SOIC Tape & Reel 2000

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications


IX Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

CPC3730CTR. 350V N-Channel Depletion-Mode FET (SOT-89) INTEGRATED CIRCUITS DIVISION

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers

Features MIC4468 V S GND. Micrel, Inc Fortune Drive San Jose, CA USA tel + 1 (408) fax + 1 (408)

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

SDT800-STR. Description. Features. Agency Approvals. Applications. Absolute Maximum Ratings. Schematic Diagram. Ordering Information

CD74HC147, CD74HCT147

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

CD4028BC BCD-to-Decimal Decoder

Features. Pinout. PART NUMBER PART MARKING TAPE & REEL PKG PKG. DWG. # EL7156CNZ (Note) (No longer available, recommended replacement: EL7156CSZ)

MM74C908 Dual CMOS 30-Volt Relay Driver

MM74HC373 3-STATE Octal D-Type Latch

60 V, 0.3 A N-channel Trench MOSFET

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

CD74HC151, CD74HCT151

MM74HC154 4-to-16 Line Decoder

The 74HC21 provide the 4-input AND function.

MM74HC573 3-STATE Octal D-Type Latch

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

CD54/74AC153, CD54/74ACT153

CD54/74HC30, CD54/74HCT30

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

Low Voltage 2-1 Mux, Level Translator ADG3232

MM74HC244 Octal 3-STATE Buffer

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

CD54/74HC151, CD54/74HCT151

UNISONIC TECHNOLOGIES CO., LTD U74HC244

MM74HC373 3-STATE Octal D-Type Latch

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

UNISONIC TECHNOLOGIES CO., LTD U74HC14

UNISONIC TECHNOLOGIES CO., LTD

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

74ACT825 8-Bit D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

MM74HC251 8-Channel 3-STATE Multiplexer

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

CD74HC165, CD74HCT165

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

BCM857BV; BCM857BS; BCM857DS

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

CD4028BC BCD-to-Decimal Decoder

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74AC08 74ACT08 Quad 2-Input AND Gate

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74HC374 3-STATE Octal D-Type Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

2-input EXCLUSIVE-OR gate

MM74C906 Hex Open Drain N-Channel Buffers

CD4021BC 8-Stage Static Shift Register

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

Low Power Quint Exclusive OR/NOR Gate

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

CD54/74HC393, CD54/74HCT393

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

I C. A Pulsed collector current, t p limited by T jmax I Cpuls 40 Turn off safe operating area V CE 600V, T j 150 C - 40.

MM74HC139 Dual 2-To-4 Line Decoder

CD74HC109, CD74HCT109

Is Now Part of To learn more about ON Semiconductor, please visit our website at

9A HIGH-SPEED MOSFET DRIVERS

I C. A Pulsed collector current, t p limited by T jmax I Cpuls 62 Turn off safe operating area V CE 600V, T j 150 C - 62.

MM74HC32 Quad 2-Input OR Gate

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

The 74LVC1G02 provides the single 2-input NOR function.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74LCX760 Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Open Drain Outputs

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

-202mA. Pin 1 D1. Diode. Part Number Case Packaging DMC21D1UDA-7B X2-DFN ,000/Tape & Reel

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PSMN002-25P; PSMN002-25B

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

NLSV2T Bit Dual-Supply Inverting Level Translator

Complementary (N- and P-Channel) MOSFET

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DM7404 Hex Inverting Gates

8-bit binary counter with output register; 3-state

MM74HC138 3-to-8 Line Decoder

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

MM74HC08 Quad 2-Input AND Gate

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

MM74HC00 Quad 2-Input NAND Gate

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM74HCT138 3-to-8 Line Decoder

Transcription:

IXD_64 4-Ampere Low-Side Ultrafast MOSFET Drivers Features 4A Peak Source/Sink Drive Current Wide Operating Voltage Range: 4.V to V - C to +2 C Extended Operating Temperature Range Logic Input Withstands Negative Swing of up to V Low Propagation Delay Time: ns Low, µa Supply Current Low Output Impedance Applications Efficient Power MOSFET and IGBT Switching Switch Mode Power Supplies Motor Controls DC to DC Converters Class-D Switching Amplifiers Pulse Transformer Driver Pb RoHS 22/9/EC e Description The IXDD64 / IXDI64 / IXDN64 high-speed gate drivers are especially well suited for driving the latest IXYS MOSFETs and IGBTs. Each output can source and sink 4A of peak current while producing voltage rise and fall times of less than ns. Internal circuitry eliminates cross-conduction and current "shoot-through," and the driver is virtually immune to latch up. Low propagation delay and fast rise and fall times make the IXD_64 family ideal for high-frequency and high-power applications. The IXDD64 is configured as a non-inverting driver with an enable. The IXDN64 is configured as a non-inverting driver, and the IXDI64 is configured as an inverting driver. The IXD_64 family is available in an 8-pin DIP (PI), an 8-lead Power SOIC with an exposed metal back (SI), a -pin TO-22 (CI), and a -lead TO-26 (YI) package. Ordering Information Part Number Logic Configuration Package Type Packing Method Quantity IXDD64PI 8-Pin DIP Tube IXDD64SI 8-Lead Power SOIC with Exposed Metal Back Tube IXDD64SITR EN 8-Lead Power SOIC with Exposed Metal Back Tape & Reel 2 IXDD64CI -Pin TO-22 Tube IXDD64YI -Lead TO-26 Tube IXDI64PI 8-Pin DIP Tube IXDI64SI 8-Lead Power SOIC with Exposed Metal Back Tube IXDI64SITR 8-Lead Power SOIC with Exposed Metal Back Tape & Reel 2 IXDI64CI -Pin TO-22 Tube IXDI64YI -Lead TO-26 Tube IXDN64PI 8-Pin DIP Tube IXDN64SI 8-Lead Power SOIC with Exposed Metal Back Tube IXDN64SITR 8-Lead Power SOIC with Exposed Metal Back Tape & Reel 2 IXDN64CI -Pin TO-22 Tube IXDN64YI -Lead TO-26 Tube DS-IXD_64-RJ PRELIMARY

IXD_64. Specifications............................................................................................... Lead Configurations.......................................................................................2 Lead Definitions.......................................................................................... Absolute Maximum Ratings.................................................................................4 Electrical Characteristics: T A = 2 C......................................................................... 4. Electrical Characteristics: T A = - C to +2 C................................................................6 Thermal Characteristics................................................................................... 2. Functional Description....................................................................................... 6 2. IXDD64 Block Diagram & Truth Table....................................................................... 6 2.2 IXDI64 Block Diagram & Truth Table........................................................................ 6 2. IXDN64 Block Diagram & Truth Table....................................................................... 6 2.4 Timing Diagrams........................................................................................ 7 2. Characteristics Test Diagram............................................................................... 7. Performance Data........................................................................................... 8 4. Manufacturing Information................................................................................... 4. Mechanical Dimensions.................................................................................. 4.. SI (8-Lead Power SOIC with Exposed Metal Back)....................................................... 4..2 YI (-Lead TO-26)................................................................................ 4.. CI (-Pin TO-22)................................................................................. 2 4..4 PI (8-Pin DIP).................................................................................... 2 RJ PRELIMARY 2

IXD_64 Specifications. Lead Configurations.2 Lead Definitions IXDD64 D2 / PI / SI IXDD64 CI / YI Lead Name Description EN 2 4 8 7 6 EN 2 4 EN Logic Input Output Enable - Drive lead low to disable output, and force output to a high impedance state IXDI64 PI / SI 8 IXDI64 CI / YI Output - Sources or sinks current to turn-on or turn-off a discrete MOSFET or IGBT Inverted Output - Sources or sinks current to turn-on or turn-off a discrete MOSFET or IGBT NC 2 4 7 6 NC 2 4 NC Supply Voltage - Provides power to the device Ground - Common ground reference for the device Not connected IXDN64 PI / SI IXDN64 CI / YI 8 NC 2 7 6 2 4 4 NC. Absolute Maximum Ratings Parameter Symbol Minimum Maximum Units Supply Voltage -. V Input Voltage V, V EN - +. V Output Current I - ±4 A Junction Temperature T J - + C Storage Temperature T STG -6 + C Unless stated otherwise, absolute maximum electrical ratings are at 2 C Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied. RJ PRELIMARY

IXD_64.4 Electrical Characteristics: T A = 2 C Test Conditions: 4.V < < V (unless otherwise noted). Parameter Conditions Symbol Minimum Typical Maximum Units Input Voltage, High 4.V < < 8V V IH. - - Input Voltage, Low 4.V < < 8V V IL - -.8 V Input Current V < V < I - - µa EN Input Voltage, High IXDD64 only V ENH 2/ - - EN Input Voltage, Low IXDD64 only V ENL - - / Output Voltage, High - V OH -.2 - - Output Voltage, Low - V OL - -.2 V V Output Resistance, High State =8V, I =-ma R OH -.4.8 Output Resistance, Low State =8V, I =ma R OL -..6 Output Current, Continuous Limited by package power dissipation I DC - - ±4 A Rise Time OAD =nf, =8V t R - 2 Fall Time OAD =nf, =8V t F - 8 2 Ω On-Time Propagation Delay OAD =nf, =8V t ONDLY - 7 Off-Time Propagation Delay OAD =nf, =8V t OFFDLY - 7 ns Enable to Output-High Delay Time IXDD64 only t ENOH - 6 Disable to High Impedance State Delay Time IXDD64 only t DOLD - 44 7 Enable Pull-Up Resistor IXDD64 only R EN - 2 - kω =8V, V =.V - 2 ma Power Supply Current =8V, V =V I CC - - µa =8V, V = - - 4 PRELIMARY RJ

IXD_64. Electrical Characteristics: T A = - C to +2 C Test Conditions: 4.V < < V. Parameter Conditions Symbol Minimum Typical Maximum Units Input Voltage, High 4.V < < 8V V IH. - - Input Voltage, Low 4.V < < 8V V IL - -.6 Input Voltage Range - V - - +. V Input Current V < V < I - - µa Output Voltage, High - V OH -.2 - - Output Voltage, Low - V OL - -.2 V Output Resistance, High State =8V, I =-ma R OH - -. Ω Output Resistance, Low State =8V, I =ma R OL - -.2 Limited by package power Output Current, Continuous I dissipation DC - - ± A Rise Time OAD =nf, =8V t R - - Fall Time OAD =nf, =8V t F - - On-Time Propagation Delay OAD =nf, =8V t ONDLY - - 9 Off-Time Propagation Delay OAD =nf, =8V t OFFDLY - - 9 ns Enable to Output-High Delay Time IXDD64 only t ENOH - - 7 ma Disable to High Impedance State Delay Time IXDD64 only t DOLD - - 8 =8V, V =.V -. Power Supply Current =8V, V =V I CC - - µa =8V, V = - -.6 Thermal Characteristics Package Parameter Symbol Rating Units CI (-Pin TO-22) 6 PI (8-Pin DIP) 2 Thermal Resistance, Junction-to-Ambient θ JA SI (8-Lead Power SOIC) 8 C/W YI (-Lead TO-26) 46 CI (-Pin TO-22) SI (8-Lead Power SOIC) Thermal Resistance, Junction-to-Case θ JC C/W YI (-Lead TO-26) 2 RJ PRELIMARY

IXD_64 2 Functional Description 2. IXDD64 Block Diagram & Truth Table IXDD64 2. IXDN64 Block Diagram & Truth Table IXDN64 EN EN or open or open Z Z 2.2 IXDI64 Block Diagram & Truth Table IXDI64 6 PRELIMARY RJ

IXD_64 2.4 Timing Diagrams V IH V IH V IL V IL t ONDELAY t OFFDELAY t OFFDELAY t ONDELAY 9% % 9% % t R t F t F t R 2. Characteristics Test Diagram EN.µF µf + - V OAD Tektronix Current Probe 62 RJ PRELIMARY 7

IXD_64 Performance Data Rise Time (ns) 8 7 6 2 Rise Time vs. Supply Voltage (V =-V, f=khz, T A =2ºC) =nf =7.nF =.6nF 2 2 Fall Time (ns) 6 2 Fall Time vs. Supply Voltage (V =V-V, f=khz, T A =2ºC) =nf =7.nF =.6nF 2 2 Time (ns) Rise & Fall Time vs. Temperature (V =-V, f=khz, =.6nF, =8V) 4 t R 2 t F 9 8 7 6 - -2 2 6 8 2 Rise Time (ns) 8 7 6 2 Rise Time vs. Load Capacitance =4.V =8V =2V =8V =2V =V =V 2 4 6 8 2 4 6 Load Capacitance (nf) Fall Time (ns) 4 2 2 Fall Time vs. Load Capacitance =4.V =8V =2V =8V =2V =V =V 2 4 6 8 2 4 6 Load Capacitance (nf) Propagation Delay (ns) 2 2 Propagation Delay vs. Supply Voltage (V =-V, f=khz, =nf) t ONDLY t OFFDLY Propagation Delay (ns) 6 2 8 6 Propagation Delay vs. Input Voltage (V =-V, f=khz, =nf, =2V) t OFFDLY Propagation Delay (ns) 7 6 6 4 Propogation Delay vs. Junction Temperature (V =-V, f=khz, =nf, =8V) t OFFDLY t ONDLY 2 2 t ONDLY 2 4 6 8 2 4 Input Voltage (V) - -2 2 6 8 2. Input Threshold vs. Temperature ( =.6nF, =8V). Input Threshold vs. Supply Voltage 2 Enable Threshold vs. Supply Voltage Input Threshold (V). 2. 2. Min V IH Max V IL Enable Threshold (V). 2. 2. Min V IH Max V IL Enable Threshold (V) 2 Min V ENH Max V ENL. - -2 2 6 8 2. 2 2 2 2 8 PRELIMARY RJ

IXD_64 Supply Current vs. Load Capacitance ( =V) f=2mhz f=mhz f=khz f=khz f=khz f=khz f=khz 2 4 6 8 2 4 6 8 Load Capacitance (pf). Supply Current vs. Load Capacitance ( =8V) f=2mhz f=mhz f=khz f=khz f=khz f=khz f=khz 2 4 6 8 2 4 6 8 Load Capacitance (nf). Supply Current vs. Load Capacitance ( =2V) f=2mhz f=mhz f=khz f=khz f=khz f=khz f=khz 2 4 6 8 2 4 6 8 Load Capacitance (nf). Supply Current vs. Load Capacitance ( =8V) f=2mhz f=mhz f=khz f=khz f=khz f=khz f=khz Supply Current vs. Frequency ( =V) =nf =7.nF =.6nF Supply Current vs. Frequency ( =8V) =nf =7.nF =.6nF. 2 4 6 8 2 4 6 8 Load Capacitance (nf). Frequency (khz). Frequency (khz) Supply Current vs. Frequency ( =2V) =nf =7.nF =.6nF. Supply Current vs. Frequency ( =8V) =nf =7.nF =.6nF 2..... Quiescent Supply Current vs. Temperature.V V V V & 8V. Frequency (khz). Frequency (khz) -. - -2 2 6 8 2 Dynamic Current (ma).4.2..8.6.4.2 Dynamic Supply Current vs. Temperature (V =-V, f=khz, =.4nF, =8V). - -2 2 6 8 2 Output Source Current (A) - - - -2-2 - - Output Source Current vs. Supply Voltage ( =nf) 2 2 Output Sink Current (A) 4 2 2 Output Sink Current vs. Supply Voltage ( =nf) 2 2 RJ PRELIMARY 9

IXD_64 - Output Source Current vs. Temperature ( =nf, =8V) 24 Output Sink Current vs. Temperature ( =nf, =8V) Output Source Current (A) -2-4 -6-8 -2 Output Sink Current (A) 2 22 2 2 9 8 7-22 - -2 2 6 8 2 6 - -2 2 6 8 2 Output Resistance (Ω) High-State Output Resistance @ -ma vs. Supply Voltage..9.8.7.6..4. 2 2 Output Resistance (Ω) Low-State Output Resistance @ +ma vs. Supply Voltage.7.6..4..2. 2 2 PRELIMARY RJ

IXD_64 4 Manufacturing Information 4. Mechanical Dimensions 4.. SI (8-Lead Power SOIC with Exposed Metal Back). /.2 (.4 /.).8 (.).8 / 6.2 (.228 /.244).8 / 4. (. /.7). /.27 (.6 /.). 2.7 (.29) (.8). (.6) P. /. (.2 /.2) 4.8 /. (.9 /.97).27 BSC (. BSC).2 /. x4º (. /.2 x4º). /. (. /.4) º / 8º.27 (.).6 (.24) Recommended PCB Land Pattern 2.29 / 2.79 (.9 /.). /.7 (. /.69) Dimensions mm M / mm MAX (inches M / inches MAX). /.8 (. /.) NOTE: Molded package conforms to JEDEC standard configuration MS-2 variation BA. 4..2 YI (-Lead TO-26). /. (.9 /.) 9.6 /. (.8 /.6).2 /. (.47 /.) 4.2 / 4.8 (.6 /.89) Recommended PCB Pattern. (.9) 8.8 / 9. (.46 /.74).6 /.99 (.24 /.9) 2 4 7. / 8.2 (.29 /.2) 4.8 /.8 (.8 /.622).7 BSC (.67 BSC) Optional. /.7 (.6 /.28) 2.24 / 2.84 (.88 /.2).6 (.44) 6. (.2).7 (.67) 9. (.6).8 (.2). (.4) º - º 6 6.6 / 7.2 (.26 /.28) 2. / 2.7 (.8 /.6) DIMENSIONS mm M / mm MAX (inches M / inches / MAX).2 /.7 (.47 /.67) NOTES:. All metal surfaces are solder solder-plated except trimmed area. 2. Short lead of No. is optional to IXYS.. No. lead is connected to No. 6 lead (bottom heat sink) internally. RJ PRELIMARY

IXD_64 4.. CI (-Pin TO-22) 9.9 /.4 (.9 /.4).4 /. (.4 /.) 4.2 / 4.8 (.7 /.9) Recommended Hole Pattern Finished Hole Diameter =.4mm (.7 in.).94 / 2.9 (.47 /.) 4.7 /.7 (.8 /.62) 8.64 / 9. (. /.7).7mm (.67 in.) 2.27 / 26.4 (.99 /.4).64 /.2 (.2 /.) 4..4 PI (8-Pin DIP) DIMENSIONS mm M / mm MAX (inches M / inches / MAX).7 BSC (.67 BSC).8 /.64 (. /.2) 2.29 / 2.92 (.9 /.) NOTES:. This drawing will meet all dimensions requirement of JEDEC outlines TS-AA and -lead version TO-22AB. 2. Mounting hole diameter:. /.96 (.9 /.6) 9.2 /.6 (. /.).2 /.8 (.8 /.) 8-.9 DIA. (8-. DIA.) 2. (.) 6. / 6.86 (.2 /.27) 7.62 BSC (. BSC). (.) 7. (.29) 2. BSC (. BSC).8 /.2 (. /.) 7.7 / 8.26 (.29 /.2). /.8 (.2 /.).4 / 4.7 (. /.8) 7.62 /.92 (. /.4) PC Board Pattern Dimensions mm M / mm MAX (inches M / inches MAX).4 /.6 (.4 /.6).8 /.8 (. /.2).8 /.8 (.2 /.) NOTE: Molded package conforms to JEDEC standard configuration MS- variation BA. For additional information please visit our website at: www.clare.com Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare s Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare s product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice. Specification: DS-IXD_64-RJ Copyright 2, Clare, Inc. All rights reserved. Printed in USA. 9/2/2 2 PRELIMARY RJ