THERMAL MODELING OF INTEGRATED CIRCUITS IN DIGITAL SIMULATION ENVIRONMENTS

Similar documents
FUNCTIONAL THERMAL SIMULATION MODELS FOR DIGITAL INTEGRATED CIRCUITS

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview

Lecture 7 Circuit Delay, Area and Power

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Memory Elements I. CS31 Pascal Van Hentenryck. CS031 Lecture 6 Page 1

EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010

Combinational Logic Design

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

CSE241 VLSI Digital Circuits Winter Lecture 07: Timing II

EE141Microelettronica. CMOS Logic

Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

DC and AC modeling of minority carriers currents in ICs substrate

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

9/18/2008 GMU, ECE 680 Physical VLSI Design

Lecture 7: Logic design. Combinational logic circuits

Chapter 9. Estimating circuit speed. 9.1 Counting gate delays

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues

Digital Integrated Circuits A Design Perspective

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.

Semiconductor Memories

And Inverter Graphs. and and nand. inverter or nor xor

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Instructor: Mohsen Imani. Slides from Tajana Simunic Rosing

MODULE 5 Chapter 7. Clocked Storage Elements

DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

Semiconductor memories

Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM

EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010

EAS327 Environmental Instrumentation Mid-term 13 Feb,2003

Digital Integrated Circuits A Design Perspective

Lecture 5. MOS Inverter: Switching Characteristics and Interconnection Effects

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

CHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

Chapter 7. Sequential Circuits Registers, Counters, RAM

MODULE III PHYSICAL DESIGN ISSUES

Chapter 18 Electric Currents

S No. Questions Bloom s Taxonomy Level UNIT-I

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

ECE 546 Lecture 10 MOS Transistors

MOS Transistors Models

Memory, Latches, & Registers

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

EE115C Digital Electronic Circuits Homework #4

STATIC TIMING ANALYSIS

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Simulation of Logic Primitives and Dynamic D-latch with Verilog-XL

Topics to be Covered. capacitance inductance transmission lines

Lecture #3. Review: Power

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Coulomb s constant k = 9x10 9 N m 2 /C 2

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

ECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model

SEMICONDUCTOR MEMORIES

EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture. Rajeevan Amirtharajah University of California, Davis

VLSI Design Verification and Test Simulation CMPE 646. Specification. Design(netlist) True-value Simulator

Symbolic Model Reduction for Linear and Nonlinear DAEs

VLSI. Faculty. Srikanth

Introduction to AC Circuits (Capacitors and Inductors)

Compact Modelling of Single Event Transient in Bulk MOSFET for SPICE: Application to Elementary Circuit

EE115C Digital Electronic Circuits Homework #5

Digital Electronics Part II Electronics, Devices and Circuits

Digital Logic Design - Chapter 4

UNIT G485 Module Capacitors PRACTICE QUESTIONS (4)

Administrative Stuff

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

Latches. October 13, 2003 Latches 1

Physics Investigation 10 Teacher Manual

2.004 Dynamics and Control II Spring 2008

TAU 2014 Contest Pessimism Removal of Timing Analysis v1.6 December 11 th,

Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

Lecture 2: CMOS technology. Energy-aware computing

Virtual Prototyping for Power Electronics

Topic 4. The CMOS Inverter

CMOS Transistors, Gates, and Wires

EECS 141 F01 Lecture 17

5. CMOS Gate Characteristics CS755

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

E40M Capacitors. M. Horowitz, J. Plummer, R. Howe

EECS 141: FALL 05 MIDTERM 1

LECTURE 28. Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State

Problem Set 9 Solutions

Lecture 25. Semiconductor Memories. Issues in Memory

THE INVERTER. Inverter

Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits

Sequential Circuits. Circuits with state. Silvina Hanono Wachman Computer Science & Artificial Intelligence Lab M.I.T. L06-1

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Digital Control of Electric Drives

Chapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory

Lecture 12 CMOS Delay & Transient Response

Transcription:

U.P.B. Sci. Bull., Series C, Vol. 75, Iss. 4, 2013 ISSN 2286 3540 THERMAL MODELING OF INTEGRATED CIRCUITS IN DIGITAL SIMULATION ENVIRONMENTS Vlad MOLEAVIN 1, Ovidiu-George PROFIRESCU 2, Marcel PROFIRESCU 3 The paper presents modeling and simulation methods for functional thermal mixed simulation of digital integrated circuits. It presents the heat equation with several solving methods in simulation environments for digital circuits. Also, a simulation algorithm for functional thermal behavior is described. Keywords: thermal, model, heat equation, digital circuits, Verilog 1. Introduction Currently, digital circuit design activities are grouped by several levels: Functional level design, using hardware description languages such as (Verilog, VHDL, SystemVerilog, SystemC, even C++); Schematics/netlist design using schematic tools or drawing tools. Gate level or transistor level design may be appropriate to achieve some area/timing requirements. Layout level design, where physical device geometry and interconnections are the result of the design process. In all the above situations, functional simulation of the desired behavior is mandatory especially in case of complex logic. In this context, mixed functional - thermal simulation proposes a unified model for digital integrated circuits at the netlist level. The netlist is a pure structural view of digital circuits( 4 ). A simplified thermal behavior in digital circuits means heat generation and temperature dependency for some of the components parameters such as propagation delay. As shown in Fig. 1, Mixed Functional Thermal simulation is derived from classical simulation process with additional thermal functionality. The simulation environment for mixes simulation uses as much as possible from 1 Eng., Infineon Technologies Romania, e-mail: vlad_moleavin@yahoo.com 2 Eng., ON Semiconductor, Bucharest, Romania 3 Eng., EDIL-Micro and Nanoelectronics R&D Centre of Excellence, University POLITEHNICA of Bucharest, Romania 4 The netlist contains only basic digital components such as gates, flip-flops, latches, wires. It usually results from logic synthesis into a specific technology.

104 Vlad Moleavin, Ovidiu-George Profirescu, Marcel Profirescu classical netlist simulation environments, for increasing efficiency and lowering the design effort. Synthesis process Place & Route process Netlist: Components instances, ports wires. SDF Functional thermal library Thermal net Place & Route information Functional simulation environment Simulation Simulation results Analysis Fig. 1 Mixed Functional thermal simulation flow (based on classical simulation environment) The thermal model for digital circuits has two components: digital components thermal model (thermal generation) and thermal diffusion model of the entire silicon block. Together with the digital model they implement a functional loop that simulates digital circuits better in terms of timing, thermal behavior and power consumption. 2. Theoretical aspects The Thermal Net[1] represents the circuit thermal model and encapsulates the diffusion model as well as geometrical information of each involved component. Together with the components thermal model (thermal generation), the Thermal Net implements the overall thermal behavior. The main phenomena which govern the silicon thermal behavior are the heat generation and thermal diffusion. Other phenomena such as radiation and thermal convection are also involved. Both last effects are more and more important as the circuits dimension increases together with the consumed power. In the context of thermal simulation for digital integrated circuits, the first two effects thermal generation and diffusion make a sufficient base to build a robust and flexible simulation environment. The theory base for thermal behavior is represented by the heat equation and the consumed electrical power by digital components. The involved quantities used to model the thermal behavior of integrated circuits are:

Thermal modeling of integrated circuits in digital simulation environments 105 Thermal energy per volume unit. The generated thermal power by the individual digital components during normal function. The thermal flow exchanged by the discrete volume units as part of the discretized diffusion model. Equation 1 represents the heat equation incorporating the above effects. Cth * dt/dt = p_gen+p_diffusion = Iaverage _V ka * dt/dx (1) Where: Iaverage is the average electrical current during the low to high and high to low transitions; to simplify the formulas, the average value was computed per time unit. V is the VDD power voltage reference k is the thermal conductivity A is the area unit Cth is the thermal capacity of Silicon per volume unit Equation 2 shows the discretized form of the heat equation. Cth * (Tnew Tprev) = Pd k *A* ((Tprev Tn)/dy + (Tprev Ts)/dy + (Tprev Tw)/dx + (Tprev Te)/dx) (2) Where: Tnew the new temperature value of the current cell Tprev the current temperature value of the current cell Tn the north cell current temperature value Tw the west cell current temperature value Ts the south cell current temperature value Te the east cell current temperature value Pd the dissipated power within the current cell (by the digital devices) k the thermal conductivity A the area unit Cth the thermal capacity of Silicon per volume unit The left term represents the temperature variation per time unit in the current cell( 5 ). The right term contains the generated power and exchanged heat with neighbor cells. The equation is bi-dimensional. The thermal capacity is computed as presented in Equation 3 5 Discretization element

106 Vlad Moleavin, Ovidiu-George Profirescu, Marcel Profirescu Cth = c * ρ * V (3) Where: c is the Silicon specific heat ρ is the Silicon density V is the volume unit ( dx * dy * dz) An implicit method to solve the heat equation ( 6 ) uses the Electrical- Thermal analogy. Table 1 lists the involved quantities and their equivalence. Table 1 Electrical and thermal dimensions analogy Electrical Thermal Parameter Unit Parameter Unit Electrical voltage (V) V Temperature (T) K Electrical current (I) A = C/s Heat flow (q) W=J/s Electrical conductivity (σ) A/V * cm Thermal conductivity (k) W/K * cm Electrical charge (Q) C Heat (H) J Electrical resistance (R) V/A Thermal resistance (Rt ) K/W Electrical capacity (C) C/V Thermal capacity (Ct ) J/K The thermal net is implemented by a RC net. The thermal flow is replaced by electrical currents and temperatures are computed as Voltages. Digital components include the thermal generation in their functional model. Each digital device implement two additional virtual ports, p transmits the thermal power to the corresponding node in the thermal net and T receives the current temperature to be used in digital behavior model. Fig. 2 shows the interface of a typical digital device with encapsulated thermal behavior. P and T can be implemented in Verilog as true ports or using the resolution access( 7 ) The components models are grouped into a thermal library that encapsulates all the components, models. A simulation library targets a specific technology. Within a thermal library, each component model encapsulates both functional and thermal behaviors. More than this, the two models are linked, as shown in Fig. 2. The digital circuit implemented by all its components constantly exchanges information with the associated thermal net. It injects thermal power in the thermal net nodes and retrieves the corresponding temperature values to adjust its components propagation delay values. Each component performs 6 Is Electrical circuit RC equivalent equation. 7 Each signal in design can be accessed by its hierarchical name (top.module.submodule.signalname)

Thermal modeling of integrated circuits in digital simulation environments 107 independently these actions. A functional loop is implemented between the two models. As a result the mixed environment is enriched in functionality. Fig. 2 Unified interface of a typical thermal capable device It is possible to reveal malfunction because overheating or to estimate the thermal behavior. In some cases, temporary malfunction conditions may be highlighted, such as hold timing violations. In other cases the system may block because a timing error caused by overheating. 3. Thermal model implementation using Verilog Language in Modelsim based environments A direct implementation for thermal net implements the discretized heat equation as Verilog functions into bi-dimensional structure. Each language has mechanisms (more or less efficent) to implement such an equation system. Verilog supports real computation, functions and can be used to implement the most portable thermal net for digital simulation environments implemented in Verilog. Each themal net cell is implemented by a set of signals, module instances, events and function calls. A special Verilog module will encapsulate the heat equation and temperature storage per volume unit. This is not be an efficient method as Verilog itself is an interpreted language ( 8 ). A more efficient way is to implement the thermal heavy computation in C and to link them somehow to the Verilog modules in simulation. Verilog provides 8 It will be like simulate a machine to solve some computation instead solving them directly

108 Vlad Moleavin, Ovidiu-George Profirescu, Marcel Profirescu a standard interface to C[3], called PLI( 9 ). Using such an implementation the heat equation is resolved by a C function and the thermal variables are also stored in C. The interaction between Verilog and C is triggered by Verilog events and shall be restricted as much as possible to increase simulation efficiency. A particular environment using Modelsim on Windows platform, compiles the C code into a DLL( 10 ) and loaded at runtime into the simulator. Standard methods are provided to access C functions. A third method implies the usage of Electrical Thermal analogy. The thermal net is modeled by a RC net which solves implicitly the heat equation. The analog devices Resistors and Capacitors can be modeled using an analog simulator coupled with the main digital simulator or using the recent Verilog[2] extension for analog devices( 11 ). 6. Conclusions Adding thermal behavior to a digital circuit simulation increases the simulation accuracy in two of the most critical direction in complex systems design: timing estimation and thermal behavior. The closing loop between the two phenomena electrical and thermal allows digital simulations to catch malfunction conditions that are not pure digital but impact as much as a functional bug. A possible implementation will follow the third method presented in the previous chapter. The discretized heat equation is implemented by a C function together with thermal data and thermal net structure. The thermal functionality is driven by the Verilog environment based on digital events. A efficient simulation environment for mixed thermal and functional behavior will use as much as possible from a classic netlist simulation environment, will not modify the circuit itself and will introduce an additional simulation library for thermal components. R E F E R E N C E S [1] K.Hofmann J.M.Karam T.Niculiu B.Courtois M.Glesner Vlad Moleavin. Modelling and simulation of thermal effects on the system level. Therminic Conference, Grenoble, 1995 [2] Samir Palnitkar. Verilog HDL - A Guide to Digital Design and Synthesis. SunSoft Press, 1996 [3] Stuart Sutherland. The Verilog PLI Handbook. Springer, 1999 9 Programming Language Interface load a compile C structure and allow Verilog to access its members (variables and functions) 10 Dynamic Linked Library 11 Verilog poseda extensia VerilogA pentru modelarea circuitelor analogice simulate in mediul digital standard.