The 74LVC1G02 provides the single 2-input NOR function.

Similar documents
Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

The 74LVC1G11 provides a single 3-input AND gate.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74AHC1G00; 74AHCT1G00

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

The 74LV08 provides a quad 2-input AND function.

The 74LV32 provides a quad 2-input OR function.

74AHC1G14; 74AHCT1G14

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74AHC2G126; 74AHCT2G126

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

Octal bus transceiver; 3-state

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74LV General description. 2. Features. 8-bit addressable latch

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

Dual 2-to-4 line decoder/demultiplexer

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

Single Schmitt trigger buffer

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74LVC1G04. 1 General description. 2 Features and benefits. Single inverter

The 74LVC1G11 provides a single 3-input AND gate.

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC1G125; 74HCT1G125

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74LVC1G General description. 2 Features and benefits. Single 2-input multiplexer

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Buffer with open-drain output

Octal D-type transparent latch; 3-state

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

The 74LVC2G32 provides a 2-input OR gate function.

The 74HC21 provide the 4-input AND function.

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Dual JK flip-flop with reset; negative-edge trigger

74LVU General description. 2. Features. 3. Applications. Hex inverter

Temperature range Name Description Version 74LVC1G17GW -40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74LVC1G17-Q100. Single Schmitt trigger buffer

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

Dual buffer/line driver; 3-state

74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Inverter with open-drain output

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74AUP1G04. 1 General description. 2 Features and benefits. Low-power inverter

Dual bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state

74HC154; 74HCT to-16 line decoder/demultiplexer

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC30-Q100; 74HCT30-Q100

5-stage Johnson decade counter

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Low-power buffer with voltage-level translator

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

Low-power inverter with open-drain output

Low-power 2-input AND gate with open-drain

74LVC2G02. 1 General description. 2 Features and benefits. Dual 2-input NOR gate

Low-power dual supply translating buffer

74HC2G08-Q100; 74HCT2G08-Q100

Low-power inverter with open-drain output

BCD to 7-segment latch/decoder/driver

Low-power buffer/line driver; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

Low-power 3-input AND gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate.

Dual buffer/line driver; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

Hex inverting Schmitt trigger with 5 V tolerant input

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

Low-power 2-input NAND Schmitt trigger

74HC03-Q100; 74HCT03-Q100

2-input single supply translating NAND gate

The 74LV08 provides a quad 2-input AND function.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

The 74LVC10A provides three 3-input NAND functions.

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74LVC2G00DP -40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

Dual inverting Schmitt trigger with 5 V tolerant input

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

Low-power dual Schmitt trigger inverter

Transcription:

Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall time. This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. Wide supply voltage range from 1.65 V to 5.5 V High noise immunity Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8-B/JESD36 (2.7 V to 3.6 V) ±24 m output drive (V CC = 3.0 V) CMOS low power consumption Latch-up performance exceeds 250 m Direct interface with TTL levels Inputs accept voltages up to 5 V Multiple package options ESD protection: HBM JESD22-114E exceeds 2000 V MM JESD22-115- exceeds 200 V Specified from 40 C to+85 C and 40 C to +125 C

3. Ordering information Table 1. Type number 4. Marking Ordering information Package Temperature range Name Description Version GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1 body width 1.25 mm GV 40 C to +125 C SC-74 plastic surface-mounted package; 5 leads SOT753 GM 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads; SOT886 6 terminals; body 1 1.45 0.5 mm GF 40 C to +125 C XSON6 plastic extremely thin small outline package; no leads; 6 terminals; body 1 1 0.5 mm SOT891 Table 2. Marking Type number GW GV GM GF Marking code VB V02 VB VB 5. Functional diagram 1 2 B Y mna103 4 1 2 1 mna104 4 B Y mna105 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 2 of 14

6. Pinning information 6.1 Pinning B 1 6 V CC B 1 5 V CC 2 5 n.c. B 1 6 V CC 2 2 5 n.c. GND 3 4 Y GND 3 4 Y 001aab611 GND 3 4 Y 001aaf052 001aab610 Transparent top view Transparent top view Fig 4. Pin configuration SOT353-1 and SOT753 Fig 5. Pin configuration SOT886 Fig 6. Pin configuration SOT891 6.2 Pin description Table 3. Pin description Symbol Pin Description SOT353-1/SOT753 SOT886/SOT891 B 1 1 data input 2 2 data input GND 3 3 ground (0 V) Y 4 4 data output n.c. - 5 not connected V CC 5 6 supply voltage 7. Functional description Table 4. Function table [1] Inputs Outputs B Y L L H L H L H L L H H L [1] H = HIGH voltage level; L = LOW voltage level. _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 3 of 14

8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +6.5 V I IK input clamping current V I < 0 V 50 - m V I input voltage [1] 0.5 +6.5 V I OK output clamping current V O > V CC or V O < 0 V - ±50 m V O output voltage ctive mode [1][2] 0.5 V CC + 0.5 V Power-down mode [1][2] 0.5 +6.5 V I O output current V O = 0 V to V CC - ±50 m I CC supply current - +100 m I GND ground current 100 - m P tot total power dissipation T amb = 40 C to +125 C [3] - 250 mw T stg storage temperature 65 +150 C [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] When V CC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation. [3] For TSSOP5 and SC-74 packages: above 87.5 C the value of P tot derates linearly with 4.0 mw/k. For XSON6 packages: above 45 C the value of P tot derates linearly with 2.4 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 1.65-5.5 V V I input voltage 0-5.5 V V O output voltage ctive mode 0 - V CC V V CC = 0 V; Power-down mode 0-5.5 V T amb ambient temperature 40 - +125 C t/ V input transition rise and fall rate V CC = 1.65 V to 2.7 V - - 20 ns/v V CC = 2.7 V to 5.5 V - - 10 ns/v _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 4 of 14

10. Static characteristics Table 7. Static characteristics t recommended operating conditions. Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit V IH V IL V OH V OL I I I OFF HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage input leakage current power-off leakage current [1] ll typical values are measured at V CC = 3.3 V and T amb =25 C. Min Typ [1] Max Min Max V CC = 1.65 V to 1.95 V 0.65V CC - - 0.65V CC - V V CC = 2.3 V to 2.7 V 1.7 - - 1.7 - V V CC = 2.7 V to 3.6 V 2.0 - - 2.0 - V V CC = 4.5 V to 5.5 V 0.7V CC - - 0.7V CC - V V CC = 1.65 V to 1.95 V - - 0.35V CC - 0.35V CC V V CC = 2.3 V to 2.7 V - - 0.7-0.7 V V CC = 2.7 V to 3.6 V - - 0.8-0.8 V V CC = 4.5 V to 5.5 V - - 0.3V CC - 0.3V CC V V I =V IH or V IL I O = 100 µ; V CC 0.1 - - V CC 0.1 - V V CC = 1.65 V to 5.5 V I O = 4 m; V CC = 1.65 V 1.2 - - 0.95 - V I O = 8 m; V CC = 2.3 V 1.9 - - 1.7 - V I O = 12 m; V CC = 2.7 V 2.2 - - 1.9 - V I O = 24 m; V CC = 3.0 V 2.3 - - 2.0 - V I O = 32 m; V CC = 4.5 V 3.8 - - 3.4 - V V I =V IH or V IL I O = 100 µ; - - 0.1-0.1 V V CC = 1.65 V to 5.5 V I O = 4 m; V CC = 1.65 V - - 0.45-0.70 V I O = 8 m; V CC = 2.3 V - - 0.3-0.45 V I O = 12 m; V CC = 2.7 V - - 0.4-0.60 V I O = 24 m; V CC = 3.0 V - - 0.55-0.80 V I O = 32 m; V CC = 4.5 V - - 0.55-0.80 V V I = 5.5 V or GND; V CC = 0 V to 5.5 V - ±0.1 ±5 - ±100 µ V CC = 0 V; V I or V O = 5.5 V - ±0.1 ±10 - ±200 µ I CC supply current V I = 5.5 V or GND; I O = 0 ; V CC = 1.65 V to 5.5 V I CC C I additional supply current input capacitance V CC = 2.3 V to 5.5 V; V I =V CC 0.6 V; I O = 0 ; per pin - 0.1 10-200 µ - 5 500-5000 µ V CC = 3.3 V; V I = GND to V CC - 5 - - - pf _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 5 of 14

11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit t pd propagation delay, B to Y; see Figure 7 [2] C PD power dissipation capacitance [1] Typical values are measured at T amb =25 C and V CC = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively. [2] t pd is the same as t PLH and t PHL. [3] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 12. Waveforms Min Typ [1] Max Min Max V CC = 1.65 V to 1.95 V 1.0 3.2 8.0 1.0 10.5 ns V CC = 2.3 V to 2.7 V 0.5 2.2 5.5 0.5 7.0 ns V CC = 2.7 V 0.5 2.5 5.5 0.5 7.0 ns V CC = 3.0 V to 3.6 V 0.5 2.1 4.5 0.5 6.0 ns V CC = 4.5 V to 5.5 V 0.5 1.7 4.0 0.5 5.5 ns V I = GND to V CC ; [3] - 14 - - - pf V CC = 3.3 V V I, B input V M GND t PHL t PLH V OH Y output V M V OL mna612 Fig 7. Measurement points are given in Table 9. V OL and V OH are typical output voltage levels that occur with the output. The input (, B) to output (Y) propagation delay times Table 9. Measurement points Supply voltage Input Output V CC V M V M 1.65 V to 1.95 V 0.5V CC 0.5V CC 2.3 V to 2.7 V 0.5V CC 0.5V CC _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 6 of 14

Table 9. Measurement points continued Supply voltage Input Output V CC V M V M 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5V CC 0.5V CC V CC V EXT G V I DUT V O RL RT CL RL mna616 Fig 8. Test data is given in Table 10. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Load circuitry for switching times Table 10. Test data Supply voltage Input Load V EXT V CC V I t r =t f C L R L t PLH, t PHL 1.65 V to 1.95 V V CC 2.0 ns 30 pf 1 kω open 2.3 V to 2.7 V V CC 2.0 ns 30 pf 500 Ω open 2.7 V 2.7 V 2.5 ns 50 pf 500 Ω open 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 Ω open 4.5 V to 5.5 V V CC 2.5 ns 50 pf 500 Ω open _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 7 of 14

13. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 0 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.1 0 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.15 0.65 1.3 2.25 2.0 0.425 0.46 0.21 0.3 0.1 0.1 0.60 0.15 7 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-203 SC-88 EUROPEN PROJECTION ISSUE DTE 00-09-01 03-02-19 Fig 9. Package outline SOT353-1 (TSSOP5) _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 8 of 14

Plastic surface-mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 Lp e bp w M B detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 02-04-16 06-03-16 Fig 10. Package outline SOT753 (SC-74) _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 9 of 14

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm SOT886 1 2 b 3 L 1 L 4 (2) e 6 5 4 e 1 e 1 6 (2) 1 D E terminal 1 index area 0 1 2 mm DIMENSIONS (mm are the original dimensions) UNIT mm (1) max 1 max 0.5 0.04 0.25 0.17 1.5 1.4 Notes 1. Including plating thickness. 2. Can be visible in some manufacturing processes. b D E e e 1 L 1.05 0.95 0.6 0.5 0.35 0.27 scale L 1 0.40 0.32 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT886 MO-252 04-07-15 04-07-22 Fig 11. Package outline SOT886 (XSON6) _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 10 of 14

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm SOT891 1 2 b 3 L 1 L 4 (1) e 6 5 4 e 1 e 1 6 (1) 1 D E terminal 1 index area DIMENSIONS (mm are the original dimensions) 0 1 2 mm scale UNIT mm max 1 max 0.5 0.04 b 0.20 0.12 D E e e 1 L 1.05 0.95 1.05 0.95 0.55 Note 1. Can be visible in some manufacturing processes. 0.35 0.35 0.27 L 1 0.40 0.32 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT891 05-04-06 07-05-15 Fig 12. Package outline SOT891 (XSON6) _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 11 of 14

14. bbreviations Table 11. cronym CMOS DUT ESD HBM MM TTL bbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes _7 20070718 Product data sheet - _6 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 10 Static characteristics : Changed: Conditions for input leakage current and supply current. New package outline drawing for XSON6/SOT891. _6 20060914 Product data sheet - _5 _5 20040907 Product specification - _4 _4 20021002 Product specification - _3 _3 20020515 Product specification - _2 _2 20010411 Product specification - _1 _1 20001114 Product specification - - _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 12 of 14

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 16.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For additional information, please visit: http://www.nxp.com For sales office addresses, send an email to: salesaddresses@nxp.com _7 NXP B.V. 2007. ll rights reserved. Product data sheet Rev. 07 18 July 2007 13 of 14

18. Contents 1 General description...................... 1 2 Features............................... 1 3 Ordering information..................... 2 4 Marking................................ 2 5 Functional diagram...................... 2 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 4 9 Recommended operating conditions........ 4 10 Static characteristics..................... 5 11 Dynamic characteristics.................. 6 12 Waveforms............................. 6 13 Package outline......................... 8 14 bbreviations.......................... 12 15 Revision history........................ 12 16 Legal information....................... 13 16.1 Data sheet status...................... 13 16.2 Definitions............................ 13 16.3 Disclaimers........................... 13 16.4 Trademarks........................... 13 17 Contact information..................... 13 18 Contents.............................. 14 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2007. ll rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 18 July 2007 Document identifier: _7