MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

Similar documents
MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

The 74LV08 provides a quad 2-input AND function.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

The 74LVC1G02 provides the single 2-input NOR function.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

The 74LVC1G11 provides a single 3-input AND gate.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON

DETAIL SPECIFICATION SHEET

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R.

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

The 74LV32 provides a quad 2-input OR function.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Radiation Performance Data Package MUX8522-S


PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

74AHC1G00; 74AHCT1G00

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74AHC2G126; 74AHCT2G126

The 74HC21 provide the 4-input AND function.

N-channel TrenchMOS logic level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R.

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

N-channel TrenchMOS logic level FET

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

Octal buffer/line driver (3-State)

Radiation Performance Data Package MUX8501-S

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74AHC1G14; 74AHCT1G14

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

74HC153-Q100; 74HCT153-Q100

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

PHB108NQ03LT. N-channel TrenchMOS logic level FET

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

60 V, 0.3 A N-channel Trench MOSFET

Transcription:

C OUND MI-M-38510/78 7 September 2005 SUERSED MI-M-38510/78 6 JUNE 1984 MIITRY SECIFICTION MICROCIRCUITS, DIIT, SCOTTKY TT, RITMETIC OIC UNIT / FUNCTION ENERTORS, MONOITIC SIICON This specification is approved for use by all Departments and gencies of the Department of Defense. The requirements for acquiring the product herein shall consist of this specification sheet and MI-RF 38535. 1. SCOE 1.1 Scope. This specification covers the detail requirements for monolithic silicon, Schottky TT, arithmetic logic unit / function generars. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MI-M-38510 have been superseded by MI-RF-38535, (see 6.4). 1.2 art or Identifying Number (). The is in accordance with MI-RF-38535, and as specified herein. 1.2.1 Device type. The device type is as follows: Inactive for new design after 23 ugust 1996. Device type Circuit 01 4-bit arithmetic logic unit / function generar 02 ookahead carry generar 1.2.2 Device class. The device class is the product assurance level as defined in MI-RF-38535. 1.2.3 Case outlines. The case outlines are as designated in MI-STD-1835 and as follows: Outline letter Descriptive designar Terminals ackage style E DI1-T16, CDI2-T16 16 Dual in line package F D-6, CD-6 16 Flat ackage J DI1-T24, CDI2-T24 24 Dual in line package K D-4, CD-4 24 Flat ackage X CQCC2-N28 28 Square chip carrier package Z DF7-4, CDF8-4 24 Flat ackage 3 CQCC1-N28 28 Square chip carrier package Comments, suggestions, or questions on this document should be addressed : Commander, Defense Supply Center Columbus, TTN: DSCC-VS,. O. ox 3990, Columbus, O 43218-3990, or emailed bipolar@dscc.dla.mil. Since contact information can change, you may want verify the currency of this address information using the SSIST Online database at http://assist.daps.dla.mil. MSC N/ FSC 5962

MI-M-38510/78 1.3 bsolute maximum ratings. Supply voltage range... -0.5 V dc +7.0 V dc Input voltage range... -1.2 V dc at -18 m + dc Srage temperature range... -65 C +150 C imum power dissipation ( D ) 1/ : Device types 01... 990 mw dc Device type 02... 544 mw dc ead temperature (soldering 10 seconds)... 300 C Thermal resistance, junction--case ( θ JC ) : E, F, J, K, X, Z, and 3... (See MI-STD-1835) Junction temperature (T J ) 2/... +175 C 1.4 Recommended operating conditions: Supply voltage (V CC )... 4.5 V dc minimum dc maximum imum high level input voltage (V I )... dc imum low level input voltage (V I )... dc 3/ Normalized fanout (each output) 4/ ogic low level.. 10 maximum ogic high level. 20 maximum Case operating temperature range (T C )... -55 C 125 C 2.0 ICE DOCUMENTS 2.1 eneral. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed. 2.2 overnment documents. 2.2.1 Specifications and standards. The following specifications and standards form a part of this specification the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DERTMENT OF DEFENSE SECIFICTIONS MI-RF-38535 - Integrated Circuits (Microcircuits) Manufacturing, eneral Specification for. DERTMENT OF DEFENSE STNDRDS MI-STD-883 - Test Method Standard for Microelectronics. MI-STD-1835 - Interface Standard Electronic Component Case Outlines. (Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins venue, uilding 4D, hiladelphia, 19111-5094.) 2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 1/ Must withstand the added D due short circuit condition (e.g., I OS ) at one output for 5 seconds duration. 2/ imum junction temperature should not be exceeded except for the allowable short duration burn-in screening per MI-RF-38535. 3/ V I = 0.7 V at +125 o C 4/ fanout of 20 normalized loads is provided facilitate connection of unused inputs used inputs. 2

MI-M-38510/78 3. REQUIREMENTS 3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3). 3.2 Item requirements. The individual item requirements shall be in accordance with MI-RF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MI-RF-38535 and herein. 3.3.1 Terminal connections and pin designations. The terminal connections and pin designations shall be as specified on figure 1. 3.3.2 Truth tables and logic equations. The truth tables and logic equations shall be as specified on figure 2. 3.3.3 ogic diagrams. The logic diagrams shall be as specified on figure 3. 3.3.4 Schematic circuits. The schematic circuit shall be maintained by the manufacturer and made available the qualifying activity and the preparing activity upon request. 3.3.5 Case outlines. The case outlines shall be as specified in 1.2.3. 3.4 ead material and finish. The lead material and finish shall be in accordance with MI-RF-38535 (see 6.6). 3.5 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range. 3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in Table II. The electrical tests for each subgroup are described in Table III. 3.7 Marking. Marking shall be in accordance with MI-RF-38535 and 1.2 herein 3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 11 (see MI-RF-38535, appendix ). 3

MI-M-38510/78 TE I. Electrical performance characteristics. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits igh level output voltage V O V CC = 4.5 V; V I = ; 2/ V = ; I O = -1 m 01, 02 2.5 V ow level output voltage V O V CC = 4.5 V; V I = ; 2/ V I = ; I O = 20 m 01, 02 0.2 0.5 V 3/ Input diode clamp V IC V CC = 4.5 V; I = -18 m T C = +25 C 01, 02-1.2 V ow level input current at M input ow level input current at input ow level input current at S0 or S3 input I I1 V CC = ; V = 0.5 V 4/ 01-1 -2 m I I2 V CC = ; V = 0.5 V 4/ 01-3 -6 m I I3 V CC = ; V = 0.5 V 4/ 01-4 -8 m ow level input current at S1 or S2 I I4 V CC = ; V = 0.5 V; 5/ 0, 1, 2, 3 = 01-4 -8 m ow level input current at C n input ow level input current at input I I5 V CC = ; V = 0.5 V 5/ 01-5 -10 m I I6 V CC = ; V = 0.5 V 4/ 01-2 -4 m ow level input current at 1 input I I1 V CC = ; V = 0.5 V, C n = 4/ 02-8 -16 m ow level input current at 1 input I I2 V CC = ; V = 0.5 V, C n = 4/ 02-4 -8 m ow level input current at 0 input I I3 V CC = ; V = 0.5 V, C n = 4/ 02-7 -14 m ow level input current at 0 input ow level input current at 3 input ow level input current at 3 input I I4 V CC = ; V = 0.5 V 4/ 02-4 -8 m I I5 V CC = ; V = 0.5 V 4/ 02-4 -8 m I I6 V CC = ; V = 0.5 V 4/ 02-2 -4 m See footnotes at end of table I. 4

MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ow level input current at C n input I I7 V CC = ; V = 0.5 V 4/ 02-1 -2 m ow level input current at 2 input I I8 V CC = ; V = 0.5 V, C n = 4/ 02-7 -14 m ow level input current at 2 input igh level input current at M input igh level input current at or input igh level input current at S0 or S3 input I I9 V CC = ; V = 0.5 V 4/ 02-3 -6 m I I1 V CC = ; V = 5/ 01 50 µ I I2 V CC = ; V = 5/ 01 150 µ I I3 V CC = ; V = 5/ 01 200 µ igh level input current at S1 or S2 input I I4 V CC = ; V = ; 5/ 0, 1, 2, 3 = 01 200 µ igh level input current at C n input igh level input current at M input igh level input current at or input igh level input current at S0 or S3 input I I5 V CC = ; V = 4/ 01 250 µ I I6 V CC = ; V = 5/ 01 1 m I I7 V CC = ; V = 5/ 01 1 m I I8 V CC = ; V = 5/ 01 1 m igh level input current at S1 or S2 input I I9 V CC = ; V = ; 5/ 0, 1, 2, 3 = 01 1 m igh level input current at C n input I I10 V CC = ; V = 4/ 01 1 m igh level input current at 1 input I I1 V CC = ; V = ; C n = 5/ 02 400 µ igh level input current at 1 input I I2 V CC = ; V = C n = 5/ 02 200 µ See footnotes at end of table I. 5

MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits igh level input current at 0 input I I3 V CC = ; V = C n = 5/ 02 350 µ igh-level input current at 0 input igh-level input current at 3 input igh-level input current at 3 input igh level input current at Cn input I I4 V CC = ; V = 5/ 02 200 µ I I5 V CC = ; V = 5/ 02 200 µ I I6 V CC = ; V = 5/ 02 100 µ I I7 V CC = ; V = 5/ 02 50 µ igh-level input current at 2 input I I8 V CC = ; V = ; C n = 5/ 02 350 µ igh-level input current at 2 input I I9 V CC = ; V = 5/ 02 150 µ igh level input current at 1 input I I10 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 1 input I I11 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 0 I I12 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 0 input I I13 V CC = ; V = 5/ 02 1 m igh level input current at 3 input I I14 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 3 input igh level input current at C n input I I15 V CC = ; V = 5/ 02 1 m I I16 V CC = ; V = 5/ 02 1 m igh level input current at 2 I I17 V CC = ; V = ; C n = 5/ 02 1 m See footnotes at end of table I. 6

MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits igh level input current at 2 input I I18 V CC = ; V = 5/ 02 1 m Short circuit output current at output I OS1 V CC = ; S3, 3, 3 = 5/ 6/ 01-40 -100 m Short circuit output current at C n+4 output Short circuit output current at, thru outputs I OS2 V CC = 5/ 6/ 01-40 -100 m I OS3 V CC = 4/ 6/ 01-40 -100 m Short circuit output current I OS V CC = ; V I = ; V = 6/ 02-40 -100 m Collecr cuff current I CEX V CC = ; V O = ; V I = ; V I = V CC = ; V O = ; V I = ; V I = 01 1 m 02 250 µ ow level supply current I CC I CC V CC = ; V I = 0 V; V I = 7/ V CC = ; V I = 0 V; V I = 01 180 m 02 99 m igh level supply current I CC I CC V CC = ; V I = 0 V; V I = 8/ V CC = ; V I = 0 V; V I = 01 180 m 02 65 m ropagation delay times, high low level output: 9/ i or i any F sum mode i or i any F diff mode i or i sum mode t 1 t 2 t 3 sum mode test table 01 2 23 ns diff mode test table 01 2 28 ns sum mode test table 01 2 16 ns See footnotes at end of table I. 7

MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ropagation delay times, high--low level output: 9/ i or i diff mode i or i sum mode i or i diff mode C n any sum mode i or i = diff mode C n C n+4 sum mode C n C n+4 diff mode i or i C n+4 sum mode i or i C n+4 diff mode t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 12 diff mode test table 01 2 20 ns sum mode test table 01 2 16 ns diff mode test table 01 2 20 ns sum mode test table 01 2 16 ns diff mode test table 01 2 42 ns sum mode test table 01 2 14.5 ns diff mode test table 01 2 14.5 ns sum mode test table 01 2 25 ns diff mode test table 01 2 29 ns i or i any F logic mode t 13 logic mode test table 01 2 28 ns ropagation delay times, low high level output: 9/ i or i any F sum mode i or i any F diff mode i or i sum mode See footnotes at end of table I. t 1 t 2 t 3 sum mode test table 01 2 23 ns diff mode test table 01 2 26 ns sum mode test table 01 2 16 ns 8

MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ropagation delay times, low high level output: 9/ i or i diff mode i or i sum mode i or i diff mode C n any F sum mode i or i = diff mode C n C n+4 sum mode C n C n+4 diff mode i or i C n+4 sum mode i or i C n+4 diff mode t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 12 diff mode test table 01 2 20 ns sum mode test table 01 2 16 ns diff mode test table 01 2 20 ns sum mode test table 01 2 16 ns diff mode test table 01 2 29 ns sum mode test table 01 2 14.5 ns diff mode test table 01 2 14.5 ns sum mode test table 01 2 25 ns diff mode test table 01 2 29 ns i or i any F logic mode t 13 logic mode test table 01 2 26 ns ropagation delay times, high low level output: 10/ C n C n+x, C n+y, C n+z 0, 1, or 2, C n+x, C n+y, C n+z t 1 t 2 V CC = 5.0 V; 0, 1, 2 =, i = V CC = 5.0 V; 0, 1, 2 = ; C n, i = 02 2 14.5 ns 02 2 11 ns 0, 1, or 2 C n+y, C n+x, C n+z t 3 V CC = 5.0 V; C n, 0, 1, 2 =, i = 11/ 02 2 11 ns See footnotes at end of table I. 9

MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ropagation delay times, high low level output: 10/ 1, 2, or 3 t 4 0, 1, 2, or 3 t 5 0, 1, 2, or 3 t 6 V CC = 5.0 V; i = ; 11/ C n, 1, 2, 3 = V CC = 5.0 V; i = ; 11/ 1, 2, 3 = i = 11/, V CC = 5.0 V; C n, i = 02 2 14.5 ns 02 2 14.5 ns 02 2 14 ns ropagation delay times, low high level output: 10/ C n C n+x, C n+y, C n+z t 1 0, 1, or 2, C n+x, C n+y, C n+z t 2 0, 1, or 2, C n+x, C n+y, C n+z t 3 1, 2, or 3 t 4 0, 1, 2, or 3 t 5 0, 1, 2, or 3 t 6 1/ Condition of inputs specified in table III. 2/ V I = 0.7 V dc at 125 C. 3/ V O (max) = 0.45 V dc at 125 C. 4/ ll unspecified inputs at. 5/ ll unspecified inputs at 0 V. V CC = 5.0 V; 0, 1, 2, =, i = V CC = 5.0 V; C n, i = 2.7 V; 0, 1, 2, = 11/ V CC = 5.0 V; C n, 0, 1, 2, = ; i = 11/ V CC = 5.0 V; C n, 1, 2, 3 = ; i = 11/ V CC = 5.0 V; 1, 2, 3 = ; i = 11/ V CC = 5.0 V; i = 11/ C n, i = 02 2 14 ns 02 2 11 ns 02 2 11 ns 02 2 11.5 ns 02 2 11.5 ns 02 2 10 ns 6/ Not more than one output should be shorted at a time. 7/ S i, M i at 4.5 V; all other inputs grounded; outputs open. 8/ S i, M at 4.5 V; all other inputs grounded; outputs open. 9/ In i and i, i = 0, 1, 2, or 3. 10/ In i and i, i = 0, 1, 2, or 3. 11/ If not under test. 10

MI-M-38510/78 TE II. Electrical test requirements. MI-RF-38535 Test requirements Interim electrical parameters Subgroups (see table III) Class S Devices Class Devices 1 1 Final electrical test parameters 1*, 2, 3, 7, 9, 10, 11 roup test requirements 1, 2, 3, 7, 8, 9, 10, 11 1*, 2, 3, 7, 9 1, 2, 3, 7, 8, 9, 10, 11 roup electrical test parameters when using the method 5005 QCI option roup C end-point electrical arameters 1, 2, 3, 7, 8, 9, 10, 11 1, 2, 3, 7, 8, 9, 10, 11 N/ 1, 2, 3 roup D end point electrical arameters 1, 2, 3 1, 2, 3 4. VERIFICTION *D applies subgroup 1. 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MI-RF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 4.2 Qualification inspection. Qualification inspection shall be in accordance with MI-RF-38535. 4.3 Screening. Screening shall be in accordance with MI-RF-38535, and shall be conducted on all devices prior qualification and conformance inspection. The following additional criteria shall apply: a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MI-RF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review oard (TR) in accordance with MI-RF-38535 and shall be made available the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MI-STD-883. b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior burn-in is optional at the discretion of the manufacturer. c. dditional screening for space level product shall be as specified in MI-RF-38535. 11

MI-M-38510/78 4.4 Technology Conformance Inspection (TCI). Technology conformance inspection shall be in accordance with MI-RF-38535 and herein for groups,, C, and D inspections (see 4.4.1 through 4.4.4). 4.4.1 roup inspection. roup inspection shall be in accordance with table III of MI-RF-38535 and as follows: a. Tests shall be as specified in table II herein. b. Subgroups 4, 5, and 6 shall be omitted. 4.4.2 roup inspection. roup inspection shall be in accordance with table II of MI-RF-38535. Electrical parameters shall be as specified in table II herein. 4.4.3 roup C inspection. roup C inspection shall be in accordance with table IV of MI-RF-38535 and as follows: a. End-point electrical parameters shall be as specified in table II herein. b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MI-RF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review oard (TR) in accordance with MI-RF-38535 and shall be made available the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MI-STD-883. 4.4.4 roup D inspection. roup D inspection shall be in accordance with table V of MI-RF-38535. End-point electrical tests shall be as specified in table II herein. 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows: 4.5.1 Voltage and current. ll voltages given are referenced the microcircuit ground terminal. Currents given are conventional and positive when flowing in the referenced terminal. 12

MI-M-38510/78 Device type 01 Device type 02 Terminal Number Case Outline J, K, and Z Case Outline 3 and X Case Outline E and F Function Function Function 1 0 Word inputs NC No Connect 1 Carry generate input 2 0 Word inputs 0 Word inputs 1 Carry propagate input 3 S3 Function select Carry generate inputs 0 Word inputs 0 input 4 S2 Function select Function select Carry propagate S3 inputs inputs 0 input 5 S1 Function select Function select Carry generate S2 inputs inputs 3 input 6 S0 Function select Function select Carry propagate S1 inputs inputs 3 input 7 C n Inv. Carry output S0 Function select Carry ropogate inputs output 8 M Mode control input C n Inv. Carry output round 9 F 0 Function outputs M Mode control input C n+z Carry output 10 F 1 Function outputs NC No Connect Carry generate output 11 F 2 Function outputs F 0 Function outputs C n+y Carry output 12 round F 1 Function outputs C n+x Carry output 13 F 3 Function outputs F 2 Function outputs C n Carry input 14 = Comparar output round 2 Carry generate input 15 Carry ropagate Carry propagate NC No Connect output 2 input 16 C n+4 Inv. Carry output F 3 Function outputs V CC Supply voltage 17 Carry generate output = Comparar output Carry ropagate output Word inputs C n+4 Inv. Carry output 18 3 Word inputs 19 3 20 2 Word inputs Carry generate output 21 2 Word inputs NC No Connect 22 1 Word inputs 3 Word inputs 23 1 Word inputs 3 Word inputs 24 V CC Supply Voltage 2 Word inputs 25 2 Word inputs 26 1 Word inputs 27 1 Word inputs 28 V CC Supply voltage FIURE 1. Terminal connections and pin designations. 13

MI-M-38510/78 Selection S3 S2 S1 S0 M = ogic functions C n = 0 C n = 1 = ctive high data 3/ M = ; rithmetic operations C n = 1 C n = 0 = 0 F = F = F = plus 1 1 F = + F = + F = ( + ) plus 1 2 F = F = + F = ( + ) plus 1 3 F = 0 F = minus 1 (2 s compl) F = zero 4 F = F = plus F = plus plus 1 5 F = F = ( + ) plus F = ( + ) plus plus 1 2/ 6 F = F = minus minus 1 F = minus 7 F = F = minus 1 F = FIURE 2. Truth tables and logic equations for device type 01. 14

Selection S3 S2 S1 S0 M = ogic functions MI-M-38510/78 C n = 0 C n = 1 = ctive high data 3/ M = ; rithmetic operations C n = 1 C n = 0 = 8 F = + F = plus F = plus plus 1 9 F = F = plus F = plus plus 1 10 F = F = ( + ) plus F = ( + ) plus plus 1 11 F = F = minus 1 F = 12 F = 1 F = plus 1/ F = plus plus 1 13 F = + F = ( + ) plus F = ( + ) plus plus 1 14 F = + F = ( + ) plus F + ( + ) plus plus 1 15 F = F = minus 1 F = 1/ Each bit is shifted the next more significant position. 2/ This device (U) can be used as a comparar when placed in the subtract mode (i.e., S3 S2 S1 S0 are at logical levels, respectively) and the following expressions are valid: ctive high data When C n is high and C n+4 is high, then When C n is low and C n+4 is high, then < When C n is high and C n+4 is low, then > When C n is low and C n+4 is low, then 3/ The table shown applies for positive logic. If negative logic is used, active high data becomes active low data. FIURE 2. Truth tables and logic equations for device type 01 Continued. 15

MI-M-38510/78 Selection S3 S2 S1 S0 M = ogic functions C n = 0 = ctive high data 5/ M = ; rithmetic operations C n = 1 = 0 F = F = minus 1 F = 1 F = F = minus 1 F = 2 F = + F = minus 1 F = 3 F = 1 F = minus 1 (2 s compl) F = zero 4 F = + F = plus ( + ) F = plus ( + ) plus 1 5 F = F = plus ( + ) F = plus ( + ) plus 1 4/ 6 F = F = minus minus 1 F = minus 7 F = + F = + F = ( + ) plus 1 8 F = F = plus ( + ) F = plus ( + ) plus 1 9 F = F = plus F =, plus plus 1 10 F = F = plus ( + ) F = plus ( + ) plus 1 11 F = + F = + F = ( + ) plus 1 12 F = 0 F = plus 1/ F = plus plus 1 13 F = F = plus F = plus plus 1 14 F = F = plus F = plus plus 1 15 F = F = F = plus 1 4/ This device (U) can be used as a comparar when placed in the subtract mode (i.e., S3 S2 S1 S0 are at logical levels, respectively) and the following expressions are valid: ctive low data When C n is low and C n+4 is low, then When C n is high and C n+4 is low, then < When C n is low and C n+4 is high, then > When C n is high and C n+4 is high, then 5/ The table shown applies for negative logic. If positive logic is used, active low data becomes active high data. FIURE 2. Truth tables and logic equations for device type 01 - Continued. 16

MI-M-38510/78 Inputs Outputs C n 0 0 1 1 2 2 3 3 C n+x C n+y C n+z X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X = igh voltage level = ow voltage level X = Don t care FIURE 2. Truth tables and logic equations for device type 02 Continued. 17

MI-M-38510/78 FIURE 3. ogic diagrams. 18

MI-M-38510/78 FIURE 3. ogic diagrams Continued. 19

MI-M-38510/78 NOTES: 1. The input pulse has the following characteristics: RR 1 Mz, t r = t f 2.5 ns. Z 50 Ω. 2. C includes probe and jig capacitance. 3. ll diodes are 1N3064 or equivalent. 4. oad circuit is required on a given output only where table III indicates on that output. oad circuits may otherwise be omitted. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01. 20

MI-M-38510/78 NOTES: 1. The input pulse has the following characteristics: RR 1 Mz, t r = t f 2.5 ns. Z = 50 Ω. 2. C includes probe and jig capacitance. 3. ll diodes are 1N3064 or equivalent. 4. oad circuit is required on a given output only where table III indicates on that output. oad circuits may otherwise be omitted. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 21

MI-M-38510/78 SUM MODE TEST TE FUNCTION UTS: S0 = S3 =, S1 = S2 = M = 0 V TEST t 1 t 1 t 1 t 1 t 3 t 3 t 3 t 3 t 5 t 5 UT UNDER TEST i 1/ OTER UT SME IT Y Y i None i i None OTER DT UTS Y Remaining and Remaining and i i None None i i None None i None i Remaining Y UT UNDER TEST UT WVEFORM C n ny F i 1 C n ny F i 1 Remaining and C n Remaining and C n Remaining, C n 1 1 1 1/ In i, i, and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. FUNCTION UTS: S0 = S3 =, S1 = S2 = M = 0 V TEST UT UNDER TEST OTER UT SME IT Y Y OTER DT UTS Y Y UT UNDER TEST UT WVEFORM t 5 t 5 t 7 t 7 t 9 t 9 t 11 t 11 t 11 t 11 Remaining Remaining i None i 1, C n C n None None ll ll ny F i 1 C n None None ll ll C n+4 1 Remaining Remaining i None i C and C n+4 2 n Remaining Remaining i None i C and C n+4 2 n 1/ In i, i, and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 22

MI-M-38510/78 DIFF MODE TEST TE FUNCTION UTS: S1 = S2 =, S0 = S3 = M = 0 V TEST UT UNDER TEST OTER UT SME IT Y Y OTER DT UTS Y Y UT UNDER TEST UT WVEFORM t 2 t 2 i 1/ None i Remaining Remaining, C n ny F i 1 t 2 t 2 i i None Remaining Remaining, C n ny F i 2 t 4 t 4 i None i None Remaining and, C n 1 t 4 t 4 i i None None Remaining and, C n 2 t 6 t 6 i i None None Remaining and, C n 1 t 6 t 6 i None i None Remaining and, C n 2 t 8 t 8 i None i Remaining Remaining, C n = 1 t 8 t 8 i i None Remaining Remaining, C n = 2 t 10 t 10 C n None None ll and None C n+4 1 t 12 t 12 i i None None Remaining and, C n C n+4 2 t 12 t 12 i None i None Remaining and, C n C n+4 1 1/ In i, i, and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 23

MI-M-38510/78 TEST t 13 t 13 UT UNDER TEST i 1/ OIC MODE TEST TE FUNCTION UTS: S1 = S2 = M =, S0 = S3 = 0 V OTER UT SME IT Y Y OTER DT UTS Y None i None Y Remaining and, C n UT UNDER TEST UT WVEFORM ny F i 1 t 13 t 13 i None i None Remaining and, C n ny F i 1 1/ In i, i and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 24

MI-M-38510/78 NOTES: 1. The input pulse has the following characteristics: RR 1 Mz, t r = t f 2.5 ns. Z 50 Ω. 2. C includes probe and jig capacitance. 3. ll diodes are 1N3064 or equivalent. 4. oad circuit is required on a given output only where table III indicates on that output. oad circuits may otherwise be omitted. FIURE 4. Waveforms for propagation delay time and test circuit for device type 02 Continued. 25

Subgroup Symbol MI- STD- 883 method X,3 5/ J,K,Z Test no. TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 V CC Measured terminal Test limits 1 T C =+25 C V O 3006 1 2 3 4 5 6 7-1 m -1 m -1 m -1 m -1 m -1 m -1 m 4.5 V 2.5 V 26 V O 3007 8 20 m 0.2 0.5 9 20 m 10 20 m 11 20 m 12 20 m 13 20 m 14 20 m 15 20 m = I I1 3009 16 0.5 V M -1-2 m I I2 I I3 I I4 17 18 19 20 21 22 23 24 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V I I5 25 0.5 V Cn -5-10 I I6 26 27 28 29 0.5 V 5.5V I I1 3010 30 M 50 µ I I2 I I3 31 32 33 34 35 36 37 38 39 40 See footnotes at end of device type 01. 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V 0 1 2 3 S0 S3 S1 S2 0 1 2 3 0 1 2 3 0 1 2 3 S0 S3-3 -4-2 -6-8 -4 150 200 200 MI-M-38510/78

TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). Subgroup 1 T C =+25 C MI- X,3 5/ STD- Symbol 883 J,K,Z method Test no. I I4 3010 41 42 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 I I5 43 Cn 250 I I6 44 M 1 m V CC Measured terminal S1 S2 Test limits 200 200 µ 27 I I7 I I8 I I9 45 46 47 48 49 50 51 52 53 54 55 56 I I10 57 Cn I OS1 3011 58-40 -100 I OS2 59 I OS3 60 61 62 63 64 I CC 3005 65 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V V CC 180 I CC 3005 66 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V V CC 180 0 1 2 3 0 1 2 3 S0 S3 S1 S2 MI-M-38510/78 V IC 67-18 m 68-18 m 69 70 71 72 73 74 75 76 77 78 79 80 See footnotes at end of device type 01. -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m 4.5 V 0 0 S3 S2 S1 S0 Cn M 3 3 2 2 1 1-1.2 V

TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). X,3 5/ 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 J,K,Z 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 Test limits Subgroup Symbol MI- STD- 883 method Test no. 0 0 S3 S2 S1 S0 Cn M 0 F 1 F 2 F 3 F = C n+4 3 3 2 2 1 1 V CC Measured terminal 1 T C =+25 C I CEX 81 82 83 84 85 86 87 88 4.5 V = 1 m 2 Same tests, terminal conditions, and limits as for subgroup 1, except T C = +125 C, and V IC tests are omitted. V I = 0.7 V dc and V O (max) = 0.45 V dc. 3 Same tests, terminal conditions, and limits as for subgroup 1, except T C = -55 C, and V IC tests are omitted. 7 T C =+25 C Func- tional tests 1/ 4/ 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 2/ 2/ 2/ 2/ 2/ 2/ 2/ 2/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 2/ 2/ 2/ 2/ 2/ 2/ 4.5 V ll output or as shown 3/ 8 1/ 4/ Same tests, terminal conditions, and limits as for subgroup 7, except T C = +125 C and -55 C. 9 T C =+25 C t 1 3003 (Fig. 4) 123 124 125 126 127 128 129 130 5.0 V 0 1 2 3 0 1 2 3 2 20 ns See footnotes at end of device type 01. MI-M-38510/78 28

Subgroup Symbol MI- STD- 883 method X,3 5/ J,K,Z Test no. TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 V CC Measured terminal Test limits 9 T C =+25 C t 1 3003 (Fig. 4) 131 132 133 134 135 136 137 138 2.7V 5.0 V 0 1 2 3 0 1 2 3 2 20 ns 29 t 2 t 2 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 25 23 MI-M-38510/78 t 3 155 156 157 158 159 160 161 162 0 1 2 3 0 1 2 3 14 t 3 163 164 165 166 167 168 169 170 2.7V 0 1 2 3 0 1 2 3 t 4 171 172 173 174 175 176 177 178 2.7V See footnotes at end of device type 01. 0 1 2 3 0 1 2 3 18

30 Subgroup Symbol 9 T C =+25 C MI- STD- 883 method t 4 3003 (Fig. 4) t 5 t 5 t 6 t 6 X,3 5/ J,K,Z Test no. 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 t 7 219 Cn 14 t 7 220 Cn 14 t 8 221 222 223 224 225 226 227 228 See footnotes at end of device type 01. 2.7V V CC 5.0 V Measured terminal 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 = = = = = = = = Test limits 2 18 14 18 33 ns MI-M-38510/78

Subgroup 9 T C =+25 C Symbol MI- STD- 883 method t 8 3003 (Fig. 4) X,3 5/ J,K,Z Test no. 229 230 231 232 233 234 235 236 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 t 9 237 Cn 13 t 9 238 Cn t 10 239 Cn t 10 240 Cn V CC 5.0 V 0 1 2 3 0 1 2 3 Measured terminal = = = = = = = = Test limits 2 27 ns 31 t 11 241 242 243 244 245 246 247 248 0 1 2 3 0 1 2 3 23 MI-M-38510/78 t 11 249 250 251 252 253 254 255 256 0 1 2 3 0 1 2 3 t 12 257 258 259 260 261 262 263 264 0 1 2 3 0 1 2 3 26 t 12 265 266 267 268 269 270 271 272 See footnotes at end of device type 01 0 1 2 3 0 1 2 3 27

Subgroup 9 T C =+25 C Symbol MI- STD- 883 method t 13 3003 (Fig. 4) X,3 5/ J,K,Z Test no. 273 274 275 276 277 278 279 280 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 V CC 5.0 V Measured terminal 0 1 2 3 0 1 2 3 Test limits 2 26 ns 32 10 T C =+125 C t 13 t 1 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 2.7V 2.7V 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 24 23 MI-M-38510/78 t 1 297 298 299 300 301 302 303 304 0 1 2 3 0 1 2 3 t 2 305 306 307 308 309 310 311 312 0 1 2 3 0 1 2 3 28 t 2 313 314 315 316 317 318 319 320 See footnotes at end of device type 01 0 1 2 3 0 1 2 3 26

Subgroup 10 T C =+125 C Symbol MI- STD- 883 method t 3 3003 (Fig. 4) X,3 5/ J,K,Z Test no. 321 322 323 324 325 326 327 328 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 V CC 5.0 V Measured terminal 0 1 2 3 0 1 2 3 Test limits 2 16 ns t 3 329 330 331 332 333 334 335 336 0 1 2 3 0 1 2 3 33 t 4 t 4 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 20 MI-M-38510/78 t 5 353 354 355 356 357 358 359 360 2.7V 0 1 2 3 0 1 2 3 16 t 5 361 362 363 364 365 366 367 368 See footnotes at end of device type 01. 0 1 2 3 0 1 2 3

Subgroup 10 T C =+125 C Symbol MI- STD- 883 method t 6 3003 (Fig. 4) X,3 5/ J,K,Z Test no. 369 370 371 372 373 374 375 376 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 2.7V 2.7V V CC 5.0V 0 1 2 3 0 1 2 3 Measured terminal Test limits 2 20 ns 34 t 6 377 378 379 380 381 382 383 384 t 7 385 2.7V 2.7V Cn 16 t 7 386 Cn 16 t 8 t 8 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 t 9 403 Cn 14.5 t 9 404 Cn t 10 405 Cn t 10 406 Cn 2.7V 2.7V 2.7V 2.7V 2.7V 2.7V 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 = = = = = = = = = = = = = = = = 42 29 MI-M-38510/78 t 11 407 408 409 410 411 412 413 414 See footnotes at end of device type 01. 2.7V 0 1 2 3 0 1 2 3 25

Subgroup Symbol MI- STD- 883 method X,3 5/ J,K,Z Test no. TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). 2 3 4 5 6 7 8 9 11 12 13 14 16 17 18 19 20 22 23 24 25 26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 0 0 S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n+4 3 3 2 2 1 1 V CC Measured terminal Test limits 10 T C =+125 C t 11 3003 (Fig. 4) 415 416 417 418 419 420 421 422 2. 7V 5.0 V 0 1 2 3 0 1 2 3 2 25 ns 35 t 12 t 12 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 0 1 2 3 0 1 2 3 0 1 2 3 0 1 2 3 29 MI-M-38510/78 t 13 439 440 441 442 443 444 445 446 0 1 2 3 0 1 2 3 28 t 13 447 448 449 450 451 452 453 454 11 Same tests, terminal conditions, and limits as subgroup 10, except T C = -55 C. 1/ Tests shall be performed in sequence. 2/ Inputs: = 2.4 V, = 0.4 V. 3/ Outputs: 1.5 V, 1.5 V. 4/ Only a summary of attributes data is required. 5/ 3 and X pins not designated are NC. 0 1 2 3 0 1 2 3 26

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 1 T C =+25 C V O 3006 1 2 3 4 5 2.0V -1 m -1 m -1 m -1 m -1 m 4.5 V Cn+X 2.5 V V O 3007 6 7 8 9 10 20 m 20 m 20 m 20 m 20 m Cn+X 0.2 0.5 36 V IC 11 12 13 14 15 16 17 18 19-18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m 1 1 0 0 3 3 Cn 2 2-1.2 MI-M-38510/78 I I1 3009 20 0.5 V 5.5V 1-8 -16 m I I2 21 0.5 V 1-4 -8 I I3 22 0.5 V 0-7 -14 I I4 23 0.5 V 0-4 -8 I I5 24 0.5 V 3-4 -8 I I6 25 0.5 V 3-2 -4 I I7 26 0.5 V Cn -1-2 I I8 27 0.5 V 2-7 -14 I I9 28 0.5 V 2-3 -6 I I1 3010 29 1 400 µ I I2 30 1 200 I I3 31 0 350 See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 1 T C =+25 C I I4 3010 32 0 200 µ I I5 33 3 200 I I6 34 3 100 I I7 35 Cn 50 I I8 36 2 350 I I9 37 2 150 37 I I10 38 1 1 m I I11 39 1 I I12 40 0 I I13 41 0 I I14 42 3 I I15 43 3 MI-M-38510/78 I I16 44 Cn I I17 45 2 I I18 46 2 I OS 3011 47 48 49 50 51-40 -100 I CC 3005 52 V CC 99 I CC 3005 53 V CC 65 See footnotes at end of device type 02

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 1 T C =+25 C I CEX 54 55 56 57 58 5.5V Cn+X 250 µ 2 Same tests, terminal conditions, and limits as for subgroup 1, except T C = +125 C and V IC tests are omitted. V I = 0.7 V dc and V O (max) = 0.45 V dc. 3 Same tests, terminal conditions, and limits as for subgroup 1, except T C = -55 C and V IC tests are omitted. 38 7 T C =+25 C Functional tests 1/ 4/ 59 60 61 62 63 64 65 66 67 68 69 70 71 72 2/ 2/ 2/ 2/ 2/ 2/ 3/ 3/ 3/ 3/ 3/ 2/ 2/ 2/ 4.5V ll output or as shown 3/ MI-M-38510/78 8 1/ 4/ Same tests, terminal conditions, and limits as for subgroup 7, except T C = +125 C and -55 C. 9 T C =+25 C t 1 3003 (Fig. 4) 73 2.7V 5.0 V Cn Cn+X 2 12 ns t 1 74 Cn Cn+X t 1 75 Cn t 1 76 Cn t 1 77 Cn t 1 78 Cn t 2 79 0 Cn+X 12.5 12 12.5 12 12.5 9 See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 9 T C =+25 C t 2 3003 (Fig. 4) 80 5.0V 0 Cn+X 2 9 ns t 2 81 0 t 2 82 0 t 2 83 0 t 2 84 0 39 t 2 85 1 t 2 86 1 t 2 87 1 MI-M-38510/78 t 2 88 1 t 2 89 2 t 2 90 2 t 3 91 0 Cn+X t 3 92 0 Cn+X t 3 93 0 t 3 94 0 See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 9 T C =+25 C t 3 3003 (Fig. 4) 95 5.0 V 0 2 9 ns t 3 96 0 t 3 97 1 t 3 98 1 t 3 99 1 40 t 3 100 1 t 3 101 2 t 3 102 2 MI-M-38510/78 t 4 103 1 9.5 t 4 104 1 12.5 t 4 105 2 9.5 t 4 106 2 12.5 t 4 107 3 9.5 t 4 108 3 12.5 t 5 109 0 9.5 t 5 110 0 12.5 t 5 111 1 9.5 t 5 112 1 12.5 See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 9 T C =+25 C t 5 3003 (Fig. 4) 113 5.0 V 2 2 9.5 ns t 5 114 2 12.5 t 5 115 3 9.5 t 5 116 3 12.5 t 6 117 0 8.5 41 t 6 118 0 12 t 6 119 1 8.5 t 6 120 1 12 t 6 121 2 8.5 t 6 122 2 12 t 6 123 3 8.5 MI-M-38510/78 t 6 124 3 12 10 T C =+125 C t 1 125 Cn Cn+X t 1 126 Cn Cn+X t 1 127 Cn t 1 128 Cn t 1 129 Cn t 1 130 Cn 14 14.5 14 14.5 14 14.5 See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 10 T C =+125 C t 2 3003 (Fig. 4) 131 5.0 V 0 Cn+X 2 11 ns t 2 132 0 Cn+X t 2 133 0 t 2 134 0 42 t 2 135 0 t 2 136 0 t 2 137 1 MI-M-38510/78 t 2 138 1 t 2 139 1 t 2 140 1 t 2 141 2 t 2 142 2 t 3 143 0 Cn+X t 3 144 0 Cn+X See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 10 T C =+125 C t 3 3003 (Fig. 4) 145 5.0 V 0 2 11 ns t 3 146 0 t 3 147 0 t 3 148 0 t 3 149 1 43 t 3 150 1 t 3 151 1 t 3 152 1 MI-M-38510/78 t 3 153 2 t 3 154 2 t 4 155 1 11.5 t 4 156 1 14.5 t 4 157 2 11.5 t 4 158 2 14.5 t 4 159 3 11.5 t 4 160 3 14.5 t 5 161 0 11.5 See footnotes at end of device type 02.

Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open). 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Measured Test limits terminal 1 1 0 0 3 3 C n+z C n+y C n+x C n 2 2 V CC 10 T C =+125 C t 5 3003 (Fig. 4) 162 5.0 V 0 2 14.5 ns t 5 163 1 11.5 t 5 164 1 14.5 t 5 165 2 11.5 t 5 166 2 14.5 44 t 5 167 2.7V 3 11.5 t 5 168 3 14.5 t 6 169 0 10 t 6 170 0 14 t 6 171 1 10 MI-M-38510/78 t 6 172 1 14 t 6 173 2 10 t 6 174 2 14 t 6 175 3 10 t 6 176 3 14 11 Same tests, terminal conditions, and limits as subgroup 10, except T C = -55 C. 1/ Tests shall be performed in sequence. 2/ Inputs: = 2.4 V, = 0.4 V. 3/ Outputs: 1.5 V, 1.5 V. 4/ Only a summary of attributes data is required.

MI-M-38510/78 5. CK 5.1 ackaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is be performed by DoD or in-house contracr personnel, these personnel need contact the responsible packaging activity ascertain packaging requirements. ackaging requirements are maintained by the Invenry Control oint's packaging activity within the Military Service or Defense gency, or within the military service's system command. ackaging data retrieval is available from the managing Military Department's or Defense gency's aumated packaging files, CD-ROM products, or by contacting the responsible packaging activity. 6. NOTES (This section contains information of a general or explanary nature that may be helpful, but it is not mandary) 6.1 Intended use. Microcircuits conforming this specification are intended for logistic support of existing equipment. 6.2 cquisition requirements. cquisition documents should specify the following: a. Title, number, and date of the specification. b. and compliance identifier, if applicable (see 1.2). c. Requirements for delivery of one copy of the conformance inspection data pertinent the device inspection lot be supplied with each shipment by the device manufacturer, if applicable. d. Requirement for certificate of compliance, if applicable. e. Requirements for notification of change of product or process the acquiring activity in addition notification the qualifying activity, if applicable. f. Requirements for failure analysis (including required test condition of method 5003 of MI-STD-883), corrective action and reporting of results, if applicable. g. Requirements for product assurance options. h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply direct purchase by or direct shipment the overnment. i. Requirements for "JN" marking. j. ackaging requirements (see 5.1). 6.3 Qualification. With respect products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers ist QM-38535 whether or not such products have actually been so listed by that date. The attention of the contracrs is called these requirements, and manufacturers are urged arrange have the products that they propose offer the Federal overnment tested for qualification in order that they may be eligible be awarded contracts or purchase orders for the products covered by this specification. Information pertaining qualification of products may be obtained from DSCC-VQ, 3990 E. road Street, Columbus, Ohio 43123-1199. 6.4 Superseding information. The requirements of MI-M-38510 have been superseded take advantage of the available Qualified Manufacturer isting (QM) system provided by MI-RF-38535. revious references MI-M- 38510 in this document have been replaced by appropriate references MI-RF-38535. ll technical requirements now consist of this specification and MI-RF-38535. The MI-M-38510 specification sheet number and have been retained avoid adversely impacting existing government logistics systems and contracr's parts lists. 6.5 bbreviations, symbols and definitions. The abbreviations, symbols, and definitions used herein are defined in MI-RF-38535 and MI-DK-1331, and as follows:... Electrical ground (common terminal) V... Voltage level at an input terminal. I... Current flowing in an input terminal. 6.6 ogistic support. ead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for overnment logistic support will be acquired device class (see 1.2.2), lead material and finish (see 3.4). onger length leads and lead forming shall not affect the part number. 45

MI-M-38510/78 6.7 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic industry type. eneric industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability facrs equivalent MI-M-35810 device types and may have slight physical variations in relation case size. The presence of this information should not be deemed as permitting substitution of generic industry types for MI-M-38510 types or as a waiver of any of the provisions of MI-RF-38535. Device type Commercial type 01 54S181 02 54S182 6.8 Manufacturers designations. Manufacturers circuits included in this specification are designated as shown in table IV. 6.9 Changes from previous issue. Marginal notations are not used in this revision identify changes with respect the previous issue, due the extent of the changes. TE IV. Manufacturers Designations. Circuits Device type Commercial Type Texas Instruments Signetics Corp. 01 54S181 X X 02 54S182 X Cusdians: rmy CR Navy - EC ir Force 11 D-CC reparing activity: D - CC (roject 5962-2005-013) Review activities: rmy MI, SM Navy S, C, MC, S, TD ir Force 03, 19, 99. NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the SSIST Online database at http://assist.daps.dla.mil. 46