74AHC1G66; 74AHCT1G66

Similar documents
2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC1G00; 74AHCT1G00

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LVC1G02 provides the single 2-input NOR function.

The 74LV08 provides a quad 2-input AND function.

74AHC2G126; 74AHCT2G126

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

8-channel analog multiplexer/demultiplexer with injection-current effect control

The 74LV32 provides a quad 2-input OR function.

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

Octal bus transceiver; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

The 74LVC1G11 provides a single 3-input AND gate.

74AHC1G14; 74AHCT1G14

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC1G125; 74HCT1G125

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

The 74LV08 provides a quad 2-input AND function.

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

8-channel analog multiplexer/demultiplexer

74HC594; 74HCT bit shift register with output register

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Octal buffer/line driver; 3-state

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74LVC1G125-Q100. Bus buffer/line driver; 3-state

Dual buffer/line driver; 3-state

Dual 2-to-4 line decoder/demultiplexer

74LV General description. 2. Features. 8-bit addressable latch

74HC238; 74HCT to-8 line decoder/demultiplexer

Octal D-type transparent latch; 3-state

Bus buffer/line driver; 3-state

74LVC1G General description. 2. Features and benefits. 3. Ordering information. Bilateral switch

The 74AUP2G34 provides two low-power, low-voltage buffers.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74HC General description. 2 Features and benefits. 3 Ordering information. 8-bit magnitude comparator

5-stage Johnson decade counter

74HC541; 74HCT541. Octal buffer/line driver; 3-state

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

BCD to 7-segment latch/decoder/driver

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC365; 74HCT365. Hex buffer/line driver; 3-state

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Dual buffer/line driver; 3-state

8-channel analog multiplexer/demultiplexer

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74HC2G125; 74HCT2G125

The 74AXP1G04 is a single inverting buffer.

74AHC2G241; 74AHCT2G241

Low-power configurable multiple function gate

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

Octal bus transceiver; 3-state

Dual supply buffer/line driver; 3-state

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

74HC1G125; 74HCT1G125

Low-power triple buffer with open-drain output

74HC1G02-Q100; 74HCT1G02-Q100

The 74HC21 provide the 4-input AND function.

Low-power configurable multiple function gate

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC2G08-Q100; 74HCT2G08-Q100

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

60 V, 0.3 A N-channel Trench MOSFET

7-stage binary ripple counter

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC107-Q100; 74HCT107-Q100

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC153-Q100; 74HCT153-Q100

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

74HC126; 74HCT126. Quad buffer/line driver; 3-state

Dual JK flip-flop with reset; negative-edge trigger

74HC30-Q100; 74HCT30-Q100

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC1G32-Q100; 74HCT1G32-Q100

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC151-Q100; 74HCT151-Q100

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

Transcription:

Rev. 04 18 December 2008 Product data sheet 1. General description 2. Features 3. Ordering information 74AHC1G66 and 74AHCT1G66 are high-speed Si-gate CMOS devices. They are single-pole single-throw analog switches. The switch has two input/output pins (Y and Z) and an active HIGH enable input pin (). When pin is LOW, the analog switch is turned off. Very low ON resistance: 26 Ω (typ.) at = 3.0 V 16 Ω (typ.) at = 4.5 V 14 Ω (typ.) at = 5.5 V High noise immunity Low power dissipation Balanced propagation delays Multiple package options SD protection: HMB JSD22-A114 exceeds 2000 V MM JSD22-A115-A exceeds 200 V CDM JSD22-C101C exceeds 1000 V Specified from 40 C to+85 C and 40 C to +125 C Table 1. Ordering information Type number Package Temperature range Name Description Version 74AHC1G66GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; SOT353-1 74AHCT1G66GW 74AHC1G66GV 40 C to +125 C SC-74A 5 leads; body width 1.25 mm plastic surface-mounted package; 5 leads SOT753 74AHCT1G66GV

4. Marking Table 2. Marking codes Type number 74AHC1G66GW 74AHCT1G66GW 74AHC1G66GV 74AHCT1G66GV Marking AL CL A66 C66 5. Functional diagram Z Y Z Y 001aag487 mna628 Fig 1. Logic symbol Fig 2. Logic diagram 6. Pinning information 6.1 Pinning 74AHC1G66 74AHCT1G66 Y 1 5 Z 2 GND 3 4 001aai834 Fig 3. Pin configuration SOT353-1 and SOT753 Product data sheet Rev. 04 18 December 2008 2 of 17

6.2 Pin description Table 3. Pin description Symbol Pin Description Y 1 independent input or output Z 2 independent input or output GND 3 ground (0 V) 4 enable input (active HIGH) 5 supply voltage 7. Functional description Table 4. Function table [1] Input L H Switch OFF ON [1] H = HIGH voltage level; L = LOW voltage level. 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit supply voltage 0.5 +7.0 V I IK input clamping current V I < 0.5 V [1] 20 - ma I SK switch clamping current V I < 0.5 V or V I > + 0.5 V [1] - ±20 ma I SW switch current 0.5 V < V O < + 0.5 V - ±25 ma I CC supply current - 75 ma I GND ground current 75 - ma T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C [2] - 250 mw [1] The input and output voltage ratings may be exceeded if the input and output voltage ratings are observed. [2] For TSSOP5 and SC-74A packages: above 87.5 C the value of P tot derates linearly with 4.0 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). [1] Symbol Parameter Conditions 74AHC1G66 74AHCT1G66 Unit Min Typ Max Min Typ Max supply voltage 2.0 5.0 5.5 4.5 5.0 5.5 V V I input voltage 0-5.5 0-5.5 V V SW switch voltage 0-0 - V Product data sheet Rev. 04 18 December 2008 3 of 17

Table 6. Recommended operating conditions continued Voltages are referenced to GND (ground = 0 V). [1] Symbol Parameter Conditions 74AHC1G66 74AHCT1G66 Unit T amb ambient temperature 40 +25 +125 40 +25 +125 C t/ V input transition rise and fall rate [1] To avoid drawing current out of pin Z, when switch current flows in pin Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into pin Z, no current will flow out of terminal Y. In this case there is no limit for the voltage drop across the switch, but the voltage at pins Y and Z may not exceed or GND. [2] Applies to control signal levels. 10. Static characteristics Min Typ Max Min Typ Max = 3.3 ± 0.3 V [2] - - 100 - - - ns/v = 5.0 ± 0.5 V [2] - - 20 - - 20 ns/v Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit 74AHC1G66 V IH HIGH-level input voltage V IL I I I S(OFF) I S(ON) LOW-level input voltage input leakage current OFF-state leakage current ON-state leakage current Min Typ Max Min Max Min Max = 2.0 V 1.5 - - 1.5-1.5 - V = 3.0 V 2.1 - - 2.1-2.1 - V = 5.5 V 3.85 - - 3.85-3.85 - V = 2.0 V - - 0.5-0.5-0.5 V = 3.0 V - - 0.9-0.9-0.9 V = 5.5 V - - 1.65-1.65-1.65 V V I = 5.5 V or GND; - - 0.1-1.0-2.0 µa = 5.5 V Y or Z; = 5.5 V; - - 0.1-1.0-4.0 µa see Figure 4 Y or Z; = 5.5 V; see Figure 5 - - 0.1-1.0-4.0 µa I CC supply current, Y or Z = or GND; = 5.5 V - - 1.0-10 - 40 µa C I input input - 2.0 10-10 - 10 pf capacitance C S(ON) ON-state capacitance Y or Z input or output - 4.0 10-10 - 10 pf 74AHCT1G66 V IH HIGH-level = 4.5 V to 5.5 V 2.0 - - 2.0-2.0 - V input voltage V IL LOW-level input voltage = 4.5 V to 5.5 V - - 0.8-0.8-0.8 V I I input leakage current V I = 5.5 V or GND; = 5.5 V - - 0.1-1.0-2.0 µa Product data sheet Rev. 04 18 December 2008 4 of 17

Table 7. Static characteristics continued Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max - - 0.1-1.0-4.0 µa I S(OFF) I S(ON) I CC I CC C I C S(ON) OFF-state leakage current ON-state leakage current Y or Z; = 5.5 V; see Figure 4 Y or Z; = 5.5 V; see Figure 5 supply current, Y or Z = or GND; = 5.5 V additional supply current input capacitance ON-state capacitance per input pin; V I = 3.4 V; other inputs at or GND; I O = 0 A; = 5.5 V - - 0.1-1.0-4.0 µa - - 1.0-10 - 40 µa - - 1.35-1.5-1.5 ma input - 2.0 10-10 - 10 pf Y or Z input or output - 4.0 10-10 - 10 pf 10.1 Test circuits V IL V IH I S Y Z I S I S Y Z VI GND VO VI GND VO 001aai835 001aai836 V I = or GND and V O = GND or. V I = or GND and V O = open circuit. Fig 4. Test circuit for measuring OFF-state leakage current Fig 5. Test circuit for measuring ON-state leakage current Product data sheet Rev. 04 18 December 2008 5 of 17

10.2 ON resistance Table 8. ON resistance At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graph see Figure 7 [1]. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Typ max Max Max 74AHC1G66 and 74AHCT1G66 R ON(peak) ON resistance V I = to GND; see Figure 6 (peak) I SW = 1.0 ma; = 2.0 V 148 [1] - - - Ω I SW = 10 ma; = 3.0 V to 3.6 V 28 50 70 110 Ω I SW = 10 ma; = 4.5 V to 5.5 V 15 30 40 60 Ω R ON(rail) ON resistance V I = GND; see Figure 6 (rail) I SW = 1.0 ma; = 2.0 V 30 - - - Ω I SW = 10 ma; = 3.0 V to 3.6 V 20 50 65 90 Ω I SW = 10 ma; = 4.5 V to 5.5 V 15 22 26 40 Ω V I = ; see Figure 6 I SW = 1.0 ma; = 2.0 V 28 - - - Ω I SW = 10 ma; = 3.0 V to 3.6 V 18 50 65 90 Ω I SW = 10 ma; = 4.5 V to 5.5 V 13 22 26 40 Ω [1] At supply voltages approaching 2 V, the analog switch ON resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital signals only, when using this supply voltage. 10.3 ON resistance test circuit and graphs 40 mna630 R ON (Ω) 30 V SW = 3.0 V 20 V IH 4.5 V 5.5 V Y Z 10 VI GND ISW 001aag490 0 0 2 4 6 V I (V) R ON =V SW / I SW. T amb =25 C. Fig 6. Test circuit for measuring ON resistance Fig 7. Typical ON resistance as a function of input voltage Product data sheet Rev. 04 18 December 2008 6 of 17

11. Dynamic characteristics Table 9. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); C L = 50 pf; unless otherwise specified; For test circuit see Figure 10. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Typ [1] max Max Max 74AHC1G66 t pd propagation Y to Z or Z to Y; see Figure 8 [2] delay = 2.0 V 2.2 5.0 6.0 7.0 ns = 3.0 V to 3.6 V 1.0 2.0 3.0 4.0 ns = 4.5 V to 5.5 V 0.6 1.0 2.0 3.0 ns t en enable time to Y or Z; see Figure 9 [2] = 2.0 V; C L = 15 pf 7.0 25.0 33.0 40.0 ns = 2.0 V 11.0 35.0 46.0 57.0 ns = 3.0 V to 3.6 V; 4.0 11.0 14.0 18.0 ns C L =15pF = 3.0 V to 3.6 V 5.8 15.0 20.0 25.0 ns = 4.5 V to 5.5 V; 3.0 8.0 10.0 13.0 ns C L =15pF = 4.5 V to 5.5 V 4.0 11.0 13.0 17.0 ns t dis disable time to Y or Z; see Figure 9 [2] C PD power dissipation capacitance 74AHCT1G66 t pd propagation delay = 2.0 V; C L = 15 pf 9.0 25.0 33.0 40.0 ns = 2.0 V 13.0 35.0 46.0 57.0 ns = 3.0 V to 3.6 V; 6.0 11.0 14.0 18.0 ns C L =15pF = 3.0 V to 3.6 V 8.4 15.0 20.0 25.0 ns = 4.5 V to 5.5 V; 5.0 8.0 10.0 13.0 ns C L =15pF = 4.5 V to 5.5 V 6.1 11.0 13.0 17.0 ns V I = GND to [3] 13 - - - pf Y to Z or Z to Y; see Figure 8 [2] = 4.5 V to 5.5 V 0.7 1.0 2.0 3.0 ns t en enable time to Y or Z; see Figure 9 [2] = 4.5 V to 5.5 V; 3.0 7.0 10.0 13.0 ns C L =15pF = 4.5 V to 5.5 V 4.7 10.0 13.0 17.0 ns t dis disable time to Y or Z; see Figure 9 [2] = 4.5 V to 5.5 V; 5.0 8.0 10.0 13.0 ns C L =15pF = 4.5 V to 5.5 V 6.5 11.0 13.0 17.0 ns Product data sheet Rev. 04 18 December 2008 7 of 17

Table 9. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf; unless otherwise specified; For test circuit see Figure 10. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Typ [1] max Max Max C PD power dissipation capacitance V I = GND to [3] 15 - - - pf [1] All typical values are measured at = 2.0 V, = 3.3 V, = 5.0 V and T amb =25 C. [2] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [3] C PD is used to determine the dynamic power dissipation P D (µw). P D =C PD V 2 CC f i + Σ ((C L C SW ) V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; C SW = maximum switch capacitance in pf (see Table 7); = supply voltage in Volt; Σ ((C L C SW ) V 2 CC f o ) = sum of outputs. 11.1 Waveforms and test circuit V I Y or Z input GND t PLH t PHL V OH Z or Y output V OL mna667 Fig 8. Measurement points are given in Table 10. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Input (Y or Z) to output (Z or Y) propagation delays Product data sheet Rev. 04 18 December 2008 8 of 17

V I GND t PLZ t PZL Y or Z output LOW-to-OFF OFF-to-LOW V OL V X t PHZ t PZH Y or Z output HIGH-to-OFF OFF-to-HIGH V OH GND switch enabled V Y switch disabled switch enabled mna668 Fig 9. Measurement points are given in Table 10. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. nable and disable times Table 10. Measurement points Type Input Output V X V Y 74AHC1G66 0.5 0.5 V OL + 0.3 V V OH 0.3 V 74AHCT1G66 1.5 V 1.5 V V OL + 0.3 V V OH 0.3 V Product data sheet Rev. 04 18 December 2008 9 of 17

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W G VI DUT VO RL S1 open RT CL 001aad983 Test data is given in Table 11. Definitions for test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistance. S1 = Test selection switch. Fig 10. Test circuit for measuring switching times Table 11. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74AHC1G66 GND to 3 ns 15 pf, 50 pf 1 kω open GND 74AHCT1G66 GND to 3 V 3 ns 15 pf, 50 pf 1 kω open GND 11.2 Additional dynamic characteristics Table 12. Additional dynamic characteristics for 74AHC1G66 and 74AHCT1G66 GND = 0 V; t r = t f = 3.0 ns; C L = 50 pf; unless otherwise specified. All typical values are measured at T amb =25 C. Symbol Parameter Conditions Min Typ Max Unit THD total harmonic distortion f i = 1 khz; R L = 10 kω; see Figure 11 = 3.0 V to 3.6 V - 0.025 - % = 4.5 V to 5.5 V - 0.015 - % f i = 10 khz; R L = 10 kω; see Figure 11 = 3.0 V to 3.6 V; V I = 2.5 V - 0.025 - % = 4.5 V to 5.5 V; V I = 4.0 V - 0.015 - % Product data sheet Rev. 04 18 December 2008 10 of 17

Table 12. Additional dynamic characteristics for 74AHC1G66 and 74AHCT1G66 continued GND = 0 V; t r = t f = 3.0 ns; C L = 50 pf; unless otherwise specified. All typical values are measured at T amb =25 C. Symbol Parameter Conditions Min Typ Max Unit f ( 3dB) 3 db frequency response [1] Adjust input voltage V I to 0 dbm level (0 dbm =1 mw into 50 Ω). R L = 50 Ω; C L =10pF; see Figure 12 and 13 = 3.0 V to 3.6 V - 230 - MHz = 4.5 V to 5.5 V - 280 - MHz α iso isolation (OFF-state) R L = 600 Ω; f i = 1 MHz; see Figure 14 [1] = 3.0 V to 3.6 V; V I = 2.5 V - 50 - db = 4.5 V to 5.5 V; V I = 4.0 V - 50 - db 11.3 Test circuits and graphs V IH 2RL 10 µf Y/Z Z/Y V O fi 2RL CL D 001aai678 Fig 11. Test conditions: = 3.0 V to 3.6 V; V I = 2.5 V (p-p). = 4.5 V to 5.5 V; V I = 4.0 V (p-p). Test circuit for measuring total harmonic distortion V IH 2RL 0.1 µf Y/Z Z/Y V O fi 2RL CL db 001aai680 Fig 12. With f i = 1 MHz adjust the switch input voltage for a 0 dbm level at the switch output, (0 dbm = 1 mw into 50 Ω). Then increase the input f i frequency until the db meter reads 3 db. Test circuit for measuring the 3 db frequency response Product data sheet Rev. 04 18 December 2008 11 of 17

001aai837 4 (db) 2 0 2 4 10 4 10 5 10 6 10 7 10 8 10 9 f i (Hz) Fig 13. Test conditions: = 4.5 V; GND = 0 V; R L =50Ω; R SOURC =1kΩ. Typical 3 db frequency response V IL 2RL 0.1 µf Y/Z Z/Y V O fi CL 2RL db 001aai679 Adjust the switch input voltage for a 0 dbm level (0 dbm = 1 mw into 600 Ω). Fig 14. Test circuit for measuring isolation (OFF-state) Product data sheet Rev. 04 18 December 2008 12 of 17

12. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D A X c y H v M A Z 5 4 A 2 A 1 (A 3 ) A θ 1 3 e b p e 1 w M detail X L p L 0 1.5 3 mm scale DIMNSIONS (mm are the original dimensions) A UNIT A max. 1 mm 1.1 0.1 0 A 2 A 3 b p c D (1) (1) e e 1 H L L p v w y Z (1) θ 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.15 0.65 1.3 2.25 2.0 0.425 0.46 0.21 0.3 0.1 0.1 0.60 0.15 7 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLIN VRSION RFRNCS IC JDC JITA SOT353-1 MO-203 SC-88A UROPAN PROJCTION ISSU DAT 00-09-01 03-02-19 Fig 15. Package outline SOT353-1 (TSSOP5) Product data sheet Rev. 04 18 December 2008 13 of 17

Plastic surface-mounted package; 5 leads SOT753 D B A X y H v M A 5 4 Q A A1 c 1 2 3 Lp e bp w M B detail X 0 1 2 mm scale DIMNSIONS (mm are the original dimensions) UNIT A A 1 bp c D e H L p Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLIN VRSION RFRNCS IC JDC JITA UROPAN PROJCTION ISSU DAT SOT753 SC-74A 02-04-16 06-03-16 Fig 16. Package outline SOT753 (SC-74A) Product data sheet Rev. 04 18 December 2008 14 of 17

13. Abbreviations Table 13. Acronym CDM CMOS DUT SD HBM MM Abbreviations Description Charged Device Model Complementary Metal-Oxide Semiconductor Device Under Test lectrostatic Discharge Human Body Model Machine Model 14. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes 20081218 Product data sheet - 74AHC_AHCT1G66_3 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Package SOT353 changed to SOT353-1 in Table 1 and Figure 15. Quick Reference Data and Soldering sections removed. Section 2 Features updated. 74AHC_AHCT1G66_3 20020606 Product specification - 74AHC_AHCT1G66_2 74AHC_AHCT1G66_2 20020215 Product specification - 74AHC_AHCT1G66_1 74AHC_AHCT1G66_1 20010129 Product specification - - Product data sheet Rev. 04 18 December 2008 15 of 17

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 15.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. xposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 04 18 December 2008 16 of 17

17. Contents 1 General description...................... 1 2 Features............................... 1 3 Ordering information..................... 1 4 Marking................................ 2 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 3 9 Recommended operating conditions........ 3 10 Static characteristics..................... 4 10.1 Test circuits............................ 5 10.2 ON resistance.......................... 6 10.3 ON resistance test circuit and graphs........ 6 11 Dynamic characteristics.................. 7 11.1 Waveforms and test circuit................ 8 11.2 Additional dynamic characteristics......... 10 11.3 Test circuits and graphs................. 11 12 Package outline........................ 13 13 Abbreviations.......................... 15 14 Revision history........................ 15 15 Legal information....................... 16 15.1 Data sheet status...................... 16 15.2 Definitions............................ 16 15.3 Disclaimers........................... 16 15.4 Trademarks........................... 16 16 Contact information..................... 16 17 Contents.............................. 17 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 18 December 2008