Logic Gate Level. Part 2

Similar documents
Chapter 2 Combinational Logic Circuits

CHAPTER1: Digital Logic Circuits Combination Circuits

Standard Expression Forms

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

EEE130 Digital Electronics I Lecture #4

Chapter 2 Combinational Logic Circuits

Boolean Algebra & Logic Gates. By : Ali Mustafa

Review: Additional Boolean operations

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

MC9211 Computer Organization

Chapter 2: Switching Algebra and Logic Circuits

Lecture 3: Boolean Algebra

Chapter 2 : Boolean Algebra and Logic Gates

Combinational Logic. Review of Combinational Logic 1

ENG2410 Digital Design Combinational Logic Circuits

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

CSE20: Discrete Mathematics for Computer Science. Lecture Unit 2: Boolan Functions, Logic Circuits, and Implication

Chapter 2 Combinational Logic Circuits

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

Digital Circuit And Logic Design I. Lecture 3

Chapter 2: Boolean Algebra and Logic Gates

Unit 2 Boolean Algebra

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

CHAPTER III BOOLEAN ALGEBRA

Week-I. Combinational Logic & Circuits

Number System conversions

Combinational Logic Design Principles

CHAPTER III BOOLEAN ALGEBRA

Boolean Algebra, Gates and Circuits

Computer Organization I

University of Technology

Chapter 2. Boolean Algebra and Logic Gates

Digital Logic Design. Combinational Logic

COS 140: Foundations of Computer Science

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Binary Logic and Gates

CHAPTER 12 Boolean Algebra

Chapter 2 Boolean Algebra and Logic Gates

Binary Logic and Gates. Our objective is to learn how to design digital circuits.

EEA051 - Digital Logic 數位邏輯 吳俊興高雄大學資訊工程學系. September 2004

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Combinational Logic Fundamentals

The least element is 0000, the greatest element is 1111.

This form sometimes used in logic circuit, example:

CHAPTER 2 BOOLEAN ALGEBRA

CHAPTER 3 BOOLEAN ALGEBRA

Chapter 2 Boolean Algebra and Logic Gates

Logic Design. Chapter 2: Introduction to Logic Circuits

Unit 8A Computer Organization. Boolean Logic and Gates

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

Boolean Algebra and Logic Gates Chapter 2. Topics. Boolean Algebra 9/21/10. EECE 256 Dr. Sidney Fels Steven Oldridge

CS61c: Representations of Combinational Logic Circuits

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Chapter 2 Combinational Logic Circuits

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA (CONT.)

Chapter 2 Boolean Algebra and Logic Gates

Systems I: Computer Organization and Architecture

2 Application of Boolean Algebra Theorems (15 Points - graded for completion only)

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Chapter 2 Combinational Logic Circuits

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

ELCT201: DIGITAL LOGIC DESIGN

Fundamentals of Computer Systems

Chapter 2. Digital Logic Basics

Unit 2 Boolean Algebra

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Gate-Level Minimization

1 Boolean Algebra Simplification

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Boolean Algebra. Philipp Koehn. 9 September 2016

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

Lecture 2 Review on Digital Logic (Part 1)

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits

211: Computer Architecture Summer 2016

Boolean Algebra CHAPTER 15

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Every time has a value associated with it, not just some times. A variable can take on any value within a range

BOOLEAN ALGEBRA. Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

Contents. Chapter 2 Digital Circuits Page 1 of 30

Combinatorial Logic Design Principles

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

. T SHREE MAHAPRABHU PUBLIC SCHOOL & COLLEGE NOTES FOR BOARD EXAMINATION SUBJECT COMPUTER SCIENCE (Code: 083) Boolean Algebra

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

EECS Variable Logic Functions

EC-121 Digital Logic Design

Chapter-2 BOOLEAN ALGEBRA

Unit 2 Session - 6 Combinational Logic Circuits

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

1. Prove: A full m- ary tree with i internal vertices contains n = mi + 1 vertices.

Review for Test 1 : Ch1 5

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Transcription:

Logic Gate Level Part 2

Constructing Boolean expression from First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result column of the truth table Works best for table with relatively few 1s in the result column truth table a b c x 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0 In the truth table above, x=1 for abc = 001 or 011; so x= a b c + a bc

Logic diagram for x= a b c + a bc

Sum of products representation In Discrete Math (at least, back in the day), we call this representation (OR of ANDs) the sum of products expansion or disjunctive normal form This representation is a reflection of 2 fun facts: Any Boolean function may be represented by a Boolean sum of Boolean products of the variables and their complements All Boolean functions can be represented using only 1 operator (we ll get back to this one!)

Sum-of-products example 1 Construct Boolean expressions representing functions with the given values: x y z F G 1 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 0 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 F has value 1 only when x=1, y=1, and z=0; one such expression is the Boolean product xyz G has value 1 when either x and z are 1, y is 0 or when x and z are 0, y is 1 The first condition is met by xy z The second is met by x yz So G can be represented by the Boolean sum of the 2 products: xy z + x yz 5

Logic diagrams from previous slide xyz xy z + x yz

Sum-of-products example 2 Find the sum-of-products expansion for F(x,y,z) = (x+y)z x y z x+y z (x+y)z 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 0 0 1 0 0 1 1 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 1 0 0 0 0 0 0 0 1 0 The sum-of-products expansion is the Boolean sum of 3 minterms corresponding to the rows that show 1 for the values of F: xyz + xy z + x yz 7

Logic diagram from previous slide xyz + xy z + x yz

Constructing Boolean expression from truth table Second method: dual technique Create AND of several ORs Each OR is a 0 in the results column Use complements of input combinations that produce the 0 result In the table above, x=0 for abc = 011 and 110 So x = (a+b +c )(a +b +c)

Logic gate for previous slide (a+b +c )(a +b +c)

Conjunctive normal form Can find a Boolean expression that represents a Boolean function by taking a Boolean product of Boolean sums - this is the conjunctive normal form or product-of-sums expansion We can find the product-of-sums from sumof-products by taking duals; for this function: xyz + xy z + x yz The product-of-sums is: (x + y + z)(x + y + z)(x + y + z) 11

Previous circuit (& its dual) xyz + xy z + x yz (x + y + z)(x + y + z)(x + y + z)

Functional completeness Every Boolean function can be expressed as a Boolean sum of products Each product is the Boolean product of Boolean variables or their complements So every Boolean function can be represented using Boolean operators., +, and We say that the set {., +, } is functionally complete 13

Functional completeness If one of the operators from the set {., +, } can be expressed in terms of the other two, we can find a smaller set of functionally complete operators We can do this using DeMorgan s law: x + y = (x y ) (We obtain this by taking complements of both sides of DeMorgan s second law, then applying double complementation) 14

Functional completeness Using DeMorgan s law, as stated on the previous slide, we can eliminate sums; this means the set {., } is functionally complete Using DeMorgan s first law we can similarly show that the set { +, } is functionally complete 15

Functionally complete sets containing one operator NAND: { } 1 1 = 0, 1 0 = 1, 0 1 = 1, 0 0 = 1 NOR: { } 1 1 = 0, 1 0 = 0, 0 1 = 0, 0 0 = 1 NAND is functionally complete, since: {., } is functionally complete and x = x x and xy = (x y) (x y) We can similarly show that NOR is functionally complete 16

Why do we care about this? Keeping circuits as simple as possible isn t just a nice thing for humans it improves performance of devices Gate delay: the time it takes for the output of a gate to respond to a change in its input Delay may be significant with a long string of gates next example is a case in point

Logic diagram for (a bc c + a + d) This diagram is an abbreviated version, omitting the connector lines for a and a (the a symbol is understood to be input a passing through an inverter) and for input c to 2 different gates (AND and XOR) and shows input d only where it s relevant (NOR gate) It s a reasonable representation for the given expression, but it involves 3 gates (because b is a direct or indirect input to all 3); general rule is to try to keep circuits to 2 or less

Reducing number of gates reduces gate delay Because of functional completeness, any boolean expression can be written as an OR of ANDed terms in other words, a two-level AND-OR network Therefore, any function can be implemented with a combinational net with no more than 2 gate delays Same principle applies to dual; can transform any expression into AND of ORed terms if this is more convenient: 2-level OR-AND network

Reducing the original expression We apply the rules of Boolean algebra to transform expression to sum of products: (a bc c + a + d) transforms, by definition of XOR, to: (a bcc + (a bc) c + a + d) we can lose the first term because cc =0 by complementation, and a b 0 = 0: ((a bc) c + a + d) applying DeMorgan s law: ((a+b +c )c + a + d) applying distribution, complement and identity: (ac + b c + a + d)

Reduction continued (ac + b c + a + d) rearranging and applying absorption (ac+c = a): (a + b c + d) applying DeMorgan : a (b c) d and DeMorgan again: a (b+c )d and then distribution: a bd + a c d which is a sum of products

Result of reduction: 2-level network transforms to:

Equivalent gates Recall DeMorgan s laws: (abc) = a +b +c (a+b+c) = a b c From these we can derive the equivalent gates shown below:

Replacing AND-OR net with NAND-NAND net