University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

Similar documents
Class AB Output Stage

ESE319 Introduction to Microelectronics. Output Stages

OPERATIONAL AMPLIFIER APPLICATIONS

Bipolar Junction Transistor (BJT) - Introduction

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

BJT Biasing Cont. & Small Signal Model

ECE Circuit Theory. Final Examination. December 5, 2008

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

55:041 Electronic Circuits The University of Iowa Fall Final Exam

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

Circle the one best answer for each question. Five points per question.

Chapter 3 Output stages

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits

Electronics II. Final Examination

ESE319 Introduction to Microelectronics. Feedback Basics

CE/CS Amplifier Response at High Frequencies

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

Electronic Circuits Summary

Lecture 7: Transistors and Amplifiers

Homework Assignment 09

Lecture 37: Frequency response. Context

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

BJT Biasing Cont. & Small Signal Model

Operational Amplifiers

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Biasing the CE Amplifier

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Chapter 10 Feedback. PART C: Stability and Compensation

ESE319 Introduction to Microelectronics. Feedback Basics

PHYS225 Lecture 9. Electronic Circuits

University of Toronto. Final Exam

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

CHAPTER.4: Transistor at low frequencies

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Electronics II. Midterm II

ECE 201 Fall 2009 Final Exam

Homework Assignment 08

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

CHAPTER 13. Solutions for Exercises

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

EE-202 Exam III April 13, 2015

Homework 6 Solutions and Rubric

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )

ECE2210 Final given: Spring 08

Chapter 2 Switched-Capacitor Circuits

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Mod. Sim. Dyn. Sys. Amplifiers page 1

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE-202 Exam III April 6, 2017

Mod. Sim. Dyn. Sys. Amplifiers page 1

Transistor amplifiers: Biasing and Small Signal Model

ECE 2210 Final given: Spring 15 p1

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Electronics II. Final Examination

EE-202 Exam III April 13, 2006

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE-202 Exam III April 10, 2008

D G 2 H + + D 2

Advanced Current Mirrors and Opamps

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

At point G V = = = = = = RB B B. IN RB f

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

ECE3050 Assignment 7

Electronics II. Midterm #1

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Electronics II. Final Examination

ECE 202 Fall 2013 Final Exam

ECE-202 FINAL April 30, 2018 CIRCLE YOUR DIVISION

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 9

Lecture 4, Noise. Noise and distortion

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

Frequency Dependent Aspects of Op-amps

GEORGIA INSTITUTE OF TECHNOLOGY SCHOOL of ELECTRICAL & COMPUTER ENGINEERING FINAL EXAM. COURSE: ECE 3084A (Prof. Michaels)

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Physics - Grade 12. Revision Sheet for the Final Exam / Second Term. Academic Year: 2018/2019. Student s Name:.. Date: /3/2018

SOME USEFUL NETWORK THEOREMS

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

(e V BC/V T. α F I SE = α R I SC = I S (3)

Test 2 SOLUTIONS. ENGI 5821: Control Systems I. March 15, 2010

H(s) = 2(s+10)(s+100) (s+1)(s+1000)

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

ES250: Electrical Science. HW1: Electric Circuit Variables, Elements and Kirchhoff s Laws

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

GEORGIA INSTITUTE OF TECHNOLOGY SCHOOL of ELECTRICAL & COMPUTER ENGINEERING FINAL EXAM. COURSE: ECE 3084A (Prof. Michaels)

OPAMPs I: The Ideal Case

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

EE105 Fall 2014 Microelectronic Devices and Circuits

Transcription:

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a calculator and a single page reference sheet (two sided). Please show all work, justify all approximations and give the units for all calculated parameters. 1. In the circuit given in Fig. P1 let V CC 1 V, I E1 10 ma, V R3 1.7 V, I R1 1 ma and R 1 kω. Transistors Q 1 and Q are matched and assumed to be forward active such that V BE1 V BE 0.7 V and β 1 β very large. Also, V CEsat 0 V for both Q 1 and Q. (40 pts) Fig. P1 a. Determine the values of resistors R E, R 1 and R 3. (10 pts) b. Determine the voltage gain of the Q amplifier stage v o /v i. (10 pts) c. Let v O1 V O1 + V o1 sin ωt, determine the value of V O1 that will permit the largest signal swing, and determine maximum value of V o1. d. Determine the value of R C that permits the largest peak-to-peak signal swing. e. Determine the voltage gain of the overall amplifier v o1 /v i. (10 pts) SOLUTION: a. Determine the values of resistors R E, R 1 and R 3. R 3 V R3 1.7V I R1 1mA 1.7k! V RE 1.7V! 0.7V 1.0V " R E V RE 1V I E 10mA 100# V R I R1 * R 1mA *1k! 1V " V B1 1.7V + 1V.7V

R 1 1V!.7V 1mA 9.3k" b. Determine the voltage gain of the Q amplifier stage v o /v i. G Q v o v i! " R in1 R E v o v e1!r " i b1 where i b1 i e1! + 1 i c! + 1 " v # r $ e1! + 1 i r i e1 e e1 R in1 v e1!i e1 r e " G Q! r e R E! V T / I E 100#!.5 100!0.05 V / V c. Let v O1 V O1 + V o1 sin ωt, determine the value of V O1 that will permit the largest signal swing, and determine maximum value of V o1. For Q to remain forward-active V CE1 V O1! V O > V CEsat 0 where V O V B1! V BE.7V! 0.7V V " V # v O1 # V CC 1V 1V! V V o1max 5V " v O1 7 + 5sin#t 1V! V To allow for maximum signal swing V O1 + V 7V d. Determine the value of R C that permits the largest peak-to-peak signal swing. 1V! V 1V! 7V V O1 + V 7V V CC! I C R C " R C 10mA 500# e. Determine the voltage gain of the overall amplifier v o1 /v i. i c i e1!i b!v i r " +! + 1 ( ) R E! v i R E

3 v o1!i c1 R C!i c R C " G Q1 v o1 v i! R C R E! 500 100!5 V / V. The following set of questions require brief, to the point answers. (0 pts) a. Draw the schematic for the Widlar current source, and relate its advantages to a current sources implemented using a conventional current mirror. b. A closed-loop amplifier with loop-gain A(s)! F is unstable for large values of Γ F where the closed-loop gain approaches unity. Describe a design solution to stabilizing the closed-loop amplifier. c. The all-pass (AP) filter plays an important role in data communications. Write the gain function G(s) for a nd order AP filter in terms of ω 0, Q and dc gain K. Sketch the gain G(jω) and phase φ(jω) vs. frequency d. The Sallen and Key LP stage where R 1 C 1 R C RC has a symbolic gain function ( ) K 1 / RC G(s) s + 3! K RC s + " 1 % # $ RC & ' design?. What are the practical advantages and disadvantages of this LP stage Qualitative Descriptions do not involve specific numerical calculations and are largely accomplished with text. Descriptive adjectives like small or large are appropriate to use. Also appropriate are comparative phrases that involve approximately, less than, greater than, etc. If helpful to your description, you are welcome to use an equation and/or a sketch. SOLUTION: a. Draw the schematic for the Widlar current source, and relate its advantages to a current sources implemented using a conventional current mirror. Advantages: 1. Much increased output impedance

4. Low current can be realized with smaller resistors. b. A closed-loop amplifier with loop-gain A(s)! F is unstable for large values of Γ F where the closed-loop gain approaches unity. Describe a design solution to stabilizing the closed-loop amplifier. Compensation of A(s) in order to pull the lowest frequency pole to a lower frequency. Miller compensation pulls the lowest frequency pole lower and the highest frequency pole higher, i.e. ploe splitting. High frequency gain is traded for stability. c. The all-pass (AP) filter plays an important role in data communications. Write the gain function G(s) for a nd order AP filter in terms of ω 0, Q and dc gain K. Sketch the gain G(jω) and phase φ(jω) vs. frequency G(s) # K s! " 0 Q s + " & 0 $ % ' ( s + " 0 Q s + " 0 d. The Sallen and Key LP stage where R 1 C 1 R C RC has a symbolic gain function ( ) K 1 / RC G(s) s + 3! K RC s + " 1 % # $ RC & ' design?. What are the practical advantages and disadvantages of this LP stage 1. Advantage: ω 0 1/RC, Q 1/(3-K) > component spreads independent of Q.. Disadvantage: sensitivities high for high-q, i.e. high Q > K -> 3 realized by the small difference of two large numbers.

3. Consider the power amplifier stage in Fig. P. (40 pts) 5 Fig. P a. Let V BB be a variable. Draw the v O vs v I voltage transfer characteristic (VTC), labeling all key points on the VTC. State the condition for zero cross-over distortion. (10 pts) b. The operation of the class AB stage is based on a basic conservation relationship between i N and i P. Derive this relationship from the constant base-to-base voltage condition. (10 pts) Design the quiescent current of the class AB power amplifier in Fig. P so that the small-signal voltage gain v O /v I near the origin of the VTC is greater than or equal to 0.99 for loads R L 100 Ω. Let I S 6.914 E-14 A for both Q N and Q P and V CC 1V. c. Determine the R out and quiescent current I Q. (10 pts) d. Determine the value of V BB. (10 pts) SOLUTION: a. Let V BB be a variable. Draw the v O vs v I voltage transfer characteristic (VTC), labeling all key points on the VTC. For v I > 0: v O v I! v BEN + V BB Q N saturates when v O > V CC! V CENsat For v I < 0: v O v I + v EBP! V BB Q P saturates when v O <!V CC + V ECPsat

6 The crossover distortion is nulled when V BB V BEN V EBP! V BB V BEN + V EBP b. The operation of the class AB stage is based on a basic conservation relationship between i N and i P. Derive this relationship from the constant base-to-base voltage condition.

7 c. Determine the R out and quiescent current I Q. R L G v o! 0.99 for R L! 100" # v i R out + R L 0.99R out 100! " 99! # R out 1! R L R out + R L 0.99 with R L 100 Ω. At v O! 0V i N i P I Q " R out r en r ep V T i N + i P V T I Q I Q V T R out 1.5mA d. Determine the value of V BB.

8 V BB V I Q I S e T! V BB V T ln I Q I S 0.05ln 1.5E-3 6.914 E-14 1.96V