HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

Similar documents
5-stage Johnson decade counter

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

BCD to 7-segment latch/decoder/driver

4-bit magnitude comparator

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

The 74LV08 provides a quad 2-input AND function.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

BCD to 7-segment latch/decoder/driver

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

The 74LV32 provides a quad 2-input OR function.

74AHC1G00; 74AHCT1G00

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

74AHC2G126; 74AHCT2G126

The 74LVC1G02 provides the single 2-input NOR function.

74LV General description. 2. Features. 8-bit addressable latch

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC1G14; 74AHCT1G14

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC594; 74HCT bit shift register with output register

The 74LVC1G11 provides a single 3-input AND gate.

74HC151-Q100; 74HCT151-Q100

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

Dual 2-to-4 line decoder/demultiplexer

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

1-to-64 bit variable length shift register

Octal bus transceiver; 3-state

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC153-Q100; 74HCT153-Q100

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

The 74HC21 provide the 4-input AND function.

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

60 V, 0.3 A N-channel Trench MOSFET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

Dual JK flip-flop with reset; negative-edge trigger

74HC280; 74HCT bit odd/even parity generator/checker

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PHB108NQ03LT. N-channel TrenchMOS logic level FET

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PHP110NQ08T. N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

The 74LV08 provides a quad 2-input AND function.

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Low-power dual Schmitt trigger inverter

7-stage binary ripple counter

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

74HC30-Q100; 74HCT30-Q100

3-to-8 line decoder, demultiplexer with address latches

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

Single dual-supply translating 2-input OR with strobe

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

The 74AXP1G04 is a single inverting buffer.

74HC2G08-Q100; 74HCT2G08-Q100

Transcription:

Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer. The outputs are fully buffered for best performance. When used as a a 1-2-4-8 BCD code applied to inputs A0 to A3 causes the selected output to be HIGH. The other nine outputs will be LOW. To use the as a BCO to octal decoder, input A3 is an active LOW enable pin and outputs Y8 and Y9 are not used. A 1-2-4 BCO code applied to inputs A0 to A2 causes the selected output (Y0 to Y7) to be HIGH. The other seven outputs will be LOW. When A3 is HIGH outputs (Y0 to Y7) will be forced LOW. When used as an 8-output (Y0 to Y7) inverting demultiplexer A0 to A2 are used as address inputs and A3 is the data input. Outputs Y8 and Y9 are not used. It operates over a recommended V DD power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V DD, V SS, or another input. It is also suitable for use over the full industrial ( 40 C to +85 C) temperature range. Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Operates across the full industrial temperature range 40 C to +85 C Complies with JEDEC standard JESD 13-B Industrial 4. Ordering information Table 1. Ordering information All types operate from 40 C to +85 C. Type number Package Name Description Version P DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 T SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

5. Functional diagram A0 A1 A2 A3 10 13 12 11 DECODER 3 14 2 15 1 6 7 4 9 5 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 001aae598 Fig 1. Functional diagram Y0 A0 Y1 Y2 A1 Y3 Y4 A2 Y5 Y6 A3 Y7 Y8 Y9 001aae600 Fig 2. Logic diagram _6 Product data sheet Rev. 06 25 November 2009 2 of 12

6. Pinning information 6.1 Pinning Y4 1 16 V DD Y2 2 15 Y3 Y0 3 14 Y1 Y7 4 13 A1 Y9 5 12 A2 Y5 6 11 A3 Y6 7 10 A0 V SS 8 9 Y8 001aae599 Fig 3. Pin configuration 6.2 Pin description Table 2. Pin description Symbol Pin Description Y0 to Y9 3, 14, 2, 15, 1, 6, 7, 4, 9, 5 output (active HIGH) V SS 8 ground supply voltage A0 to A3 10, 13, 12, 11 address input V DD 16 supply voltage 7. Functional description Table 3. Function table [1] Inputs Outputs A3 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 L L L L H L L L L L L L L L L L L H L H L L L L L L L L L L H L L L H L L L L L L L L L H H L L L H L L L L L L L H L L L L L L H L L L L L L H L H L L L L L H L L L L L H H L L L L L L L H L L L L H H H L L L L L L L H L L H L L L L L L L L L L L H L _6 Product data sheet Rev. 06 25 November 2009 3 of 12

Table 3. Function table [1] continued Inputs Outputs A3 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 H L L H L L L L L L L L L H H L H X L L L L L L L L L L [2] H H X X L L L L L L L L L L [2] [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. [2] Extraordinary states. 8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V DD supply voltage 0.5 +18 V I IK input clamping current V I < 0.5 V or V I >V DD + 0.5 V - ±10 ma V I input voltage 0.5 V DD + 0.5 V I OK output clamping current V O < 0.5 V or V O >V DD + 0.5 V - ±10 ma I I/O input/output current - ±10 ma I DD supply current - 50 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +85 C P tot total power dissipation T amb = 40 C to +85 C DIP16 package [1] - 750 mw SO16 package [2] - 500 mw P power dissipation per output - 100 mw [1] For DIP16 package: P tot derates linearly with 12 mw/k above 70 C. [2] For SO16 package: P tot derates linearly with 8 mw/k above 70 C. 9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V DD supply voltage 3-15 V V I input voltage 0 - V DD V T amb ambient temperature in free air 40 - +85 C Δt/ΔV input transition rise and fall rate V DD = 5 V - - 6.25 μs/v V DD = 10 V - - 0.5 μs/v V DD = 15 V - - 0.08 μs/v _6 Product data sheet Rev. 06 25 November 2009 4 of 12

10. Static characteristics Table 6. Static characteristics V SS = 0 V; V I = V SS or V DD. Symbol Parameter Conditions V DD T amb = 40 C T amb = 25 C T amb = 85 C Unit Min Max Min Max Min Max V IH HIGH-level input voltage I O < 1 μa 5 V 3.5-3.5-3.5 - V 10 V 7.0-7.0-7.0 - V 15 V 11.0-11.0-11.0 - V V IL LOW-level input voltage I O < 1 μa 5 V - 1.5-1.5-1.5 V 10 V - 3.0-3.0-3.0 V 15 V - 4.0-4.0-4.0 V V OH HIGH-level output voltage I O < 1 μa 5 V 4.95-4.95-4.95 - V 10 V 9.95-9.95-9.95 - V 15 V 14.95-14.95-14.95 - V V OL LOW-level output voltage I O < 1 μa 5 V - 0.05-0.05-0.05 V 10 V - 0.05-0.05-0.05 V 15 V - 0.05-0.05-0.05 V I OH HIGH-level output current V O = 2.5 V 5 V 1.7-1.4-1.1 - ma V O = 4.6 V 5 V 0.52-0.44-0.36 - ma V O = 9.5 V 10 V 1.3-1.1-0.9 - ma V O = 13.5 V 15 V 3.6-3.0-2.4 - ma I OL LOW-level output current V O = 0.4 V 5 V 0.52-0.44-0.36 - ma V O = 0.5 V 10 V 1.3-1.1-0.9 - ma V O = 1.5 V 15 V 3.6-3.0-2.4 - ma I I input leakage current 15 V - ±0.3 - ±0.3 - ±1.0 μa I DD supply current I O = 0A 5V - 20-20 - 150 μa 10 V - 40-40 - 300 μa 15 V - 80-80 - 600 μa C I input capacitance - - - - 7.5 - - pf 11. Dynamic characteristics Table 7. Dynamic characteristics V SS = 0 V; T amb = 25 C. Symbol Parameter Conditions V DD Extrapolation formula Min Typ Max Unit t PHL t PLH HIGH to LOW propagation delay LOW to HIGH propagation delay An to Yn; see Figure 4 An to Yn; see Figure 4 5V [1] 73 ns + (0.55 ns/pf)c L - 100 200 ns 10 V 29 ns + (0.23 ns/pf)c L - 40 80 ns 15 V 22 ns + (0.16 ns/pf)c L - 30 60 ns 5V [1] 63 ns + (0.55 ns/pf)c L - 90 180 ns 10 V 29 ns + (0.23 ns/pf)c L - 40 80 ns 15 V 22 ns + (0.16 ns/pf)c L - 30 60 ns _6 Product data sheet Rev. 06 25 November 2009 5 of 12

Table 7. Dynamic characteristics continued V SS = 0 V; T amb = 25 C. Symbol Parameter Conditions V DD Extrapolation formula Min Typ Max Unit t t transition time see Figure 4 5V [1] 10 ns + (1.00 ns/pf)c L - 60 120 ns 10 V 9 ns + (0.42 ns/pf)c L - 30 60 ns 15 V 6 ns + (0.28 ns/pf)c L - 20 40 ns [1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C L in pf). Table 8. Dynamic power dissipation P D P D can be calculated from the formulas shown. V SS = 0 V; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V DD Typical formula for P D (μw) where: P D dynamic power 5V P D = 350 f i + Σ(f o C L ) V 2 DD f i = input frequency in MHz; dissipation 10 V P D = 2200 f i + Σ(f o C L ) V 2 DD f o = output frequency in MHz; 15 V P D = 7350 f i + Σ(f o C L ) V 2 DD C L = output load capacitance in pf; V DD = supply voltage in V; Σ(f o C L ) = sum of the outputs. 12. Waveforms V I An input V M V SS t PHL t PLH t t Yn output V OH V OL 90 % V M 10 % t THL t TLH 001aah859 Fig 4. Output shown going high when address input goes low, see Table 3. Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Input rise and fall times, propagation delays and output transition times Table 9. Measurement points Supply voltage Input Output V DD V M V M 5 V to 15 V 0.5V DD 0.5V DD _6 Product data sheet Rev. 06 25 November 2009 6 of 12

V I negative pulse 0 V 90 % V M 10 % t W V M t f t r t r t f V I positive pulse 0 V 10 % 90 % V M t W V M 001aaj781 a. Input waveforms V DD G V I DUT V O RT CL 001aag182 b. Test circuit Fig 5. Test data is given in Table 10. Definitions for test circuit: DUT = Device Under Test; C L = load capacitance including jig and probe capacitance; R T = termination resistance should be equal to the output impedance Z o of the pulse generator. Test circuit for switching times Table 10. Test data Supply voltage Input Load V DD V I t r, t f C L 5 V to 15 V V SS or V DD 20 ns 50 pf _6 Product data sheet Rev. 06 25 November 2009 7 of 12

13. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane A 2 A L A 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) A A UNIT 1 A 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. 1.73 0.53 1.25 0.36 19.50 6.48 3.60 8.25 10.0 mm 4.2 0.51 3.2 2.54 7.62 0.254 0.76 1.30 0.38 0.85 0.23 18.55 6.20 3.05 7.80 8.3 inches 0.17 0.02 0.13 0.068 0.051 0.021 0.015 0.049 0.033 0.014 0.009 0.77 0.73 0.26 0.24 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 0.1 0.3 0.14 0.12 0.32 0.31 0.39 0.33 0.01 0.03 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT38-4 95-01-14 03-02-13 Fig 6. Package outline SOT38-4 (DIP16) _6 Product data sheet Rev. 06 25 November 2009 8 of 12

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E A X c y H E v M A Z 16 9 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 1.75 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.069 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 1.27 0.05 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT109-1 076E07 MS-012 99-12-27 03-02-19 Fig 7. Package outline SOT109-1 (SO16) _6 Product data sheet Rev. 06 25 November 2009 9 of 12

14. Abbreviations Table 11. Acronym BCD BCO Abbreviations Description Binary Coded Decimal Binary Coded Octal 15. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes _6 20091125 Product data sheet - _5 Modifications: Section 9 Recommended operating conditions, Δt/ΔV values updated. _5 20090707 Product data sheet - _4 _4 20090304 Product data sheet - _CNV_3 _CNV_3 19950101 Product specification - _CNV_2 _CNV_2 19950101 Product specification - - _6 Product data sheet Rev. 06 25 November 2009 10 of 12

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 16.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com _6 Product data sheet Rev. 06 25 November 2009 11 of 12

18. Contents 1 General description...................... 1 2 Features............................... 1 3 Applications............................ 1 4 Ordering information..................... 1 5 Functional diagram...................... 2 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 4 9 Recommended operating conditions........ 4 10 Static characteristics..................... 5 11 Dynamic characteristics.................. 5 12 Waveforms............................. 6 13 Package outline......................... 8 14 Abbreviations.......................... 10 15 Revision history........................ 10 16 Legal information....................... 11 16.1 Data sheet status...................... 11 16.2 Definitions............................ 11 16.3 Disclaimers........................... 11 16.4 Trademarks........................... 11 17 Contact information..................... 11 18 Contents.............................. 12 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 25 November 2009 Document identifier: _6