Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type

Similar documents
SOI/SOTB Compact Models

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Section 12: Intro to Devices

Advanced Compact Models for MOSFETs

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

The Gradual Channel Approximation for the MOSFET:

MOSFET Capacitance Model

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 04 Review of MOSFET

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

ASYMMETRICAL DOUBLE GATE (ADG) MOSFETs COMPACT MODELING. M. Reyboz, O. Rozeau, T. Poiroux, P. Martin

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Device Models (PN Diode, MOSFET )

EE 560 MOS TRANSISTOR THEORY

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Section 12: Intro to Devices

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 11: MOS Transistor

EKV based L-DMOS Model update including internal temperatures

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

MOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS CAPACITOR AND MOSFET

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Appendix 1: List of symbols

ECE 497 JS Lecture - 12 Device Technologies

The Devices: MOS Transistors

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

A New Surface Potential-based Compact Model for IGZO TFTs in RFID Applications

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Integrated Circuits & Systems

The PSP compact MOSFET model An update

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

The Devices. Jan M. Rabaey

ECE-305: Fall 2017 MOS Capacitors and Transistors

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 340 Lecture 39 : MOS Capacitor II

Extensive reading materials on reserve, including

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

EE105 - Fall 2006 Microelectronic Devices and Circuits

Device Models (PN Diode, MOSFET )

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

MOS Transistor Properties Review

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

6.012 Electronic Devices and Circuits

Choice of V t and Gate Doping Type

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor I-V Characteristics and Parasitics

Spring Semester 2012 Final Exam

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

EE105 - Fall 2005 Microelectronic Devices and Circuits

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

MOSFET: Introduction

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Electrical Characteristics of MOS Devices

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

GaN based transistors

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Chapter 4 Field-Effect Transistors

Lecture 4: CMOS Transistor Theory

Unified Compact Model for Generic Double-Gate

Introduction to Power Semiconductor Devices

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

6.012 Electronic Devices and Circuits

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

Lecture 12: MOSFET Devices

Semiconductor Physics fall 2012 problems

EECS130 Integrated Circuit Devices

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Thermal noise in field-effect devices

FIELD-EFFECT TRANSISTORS

Electric Field--Definition. Brownian motion and drift velocity

MOS Transistor Theory

ECE315 / ECE515 Lecture-2 Date:

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

A Multi-Gate CMOS Compact Model BSIMMG

Bipolar quantum corrections in resolving individual dopants in atomistic device simulation

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors

Chapter 13 Small-Signal Modeling and Linear Amplification

ECE 546 Lecture 10 MOS Transistors

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

BSIM-CMG Model. Berkeley Common-Gate Multi-Gate MOSFET Model

Transcription:

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type WCM in Boston 15. June, 2011 M. Miura-Mattausch, M. Miyake, H. Kikuchihara, U. Feldmann and H. J. Mattausch HiSIM Team, Hiroshima University HiSIM 1

Basic Device Equations s Gradual-Channel Approximation Charge-Sheet Approximation reduced to surface potential φ s HiSIM 2

Property of Surface-Potential Model Q(φ) = ν = μ E: velocity : mobility The surface potential consistently determines charges, capacitances and currents under all operating conditions. HiSIM 3

Relationship among Device Properties (at drain side) (at source side) HiSIM 4

Specific Feature of Surface-potential Model one equation for all bias conditions HiSIM 5

Model Extraction for 45nm Technology W g /L g =2μm/200nm W g /L g =2μm/40nm Measurement HiSIM2 one model for any device sizes without binning HiSIM 6

Current Derivatives for 45nm Technology Measurement HiSIM W g /L g = 2μm/40nm Beyond the 45nm generation nonphysical effects are getting obvious. HiSIM 7

Universal Mobility V ds =0.1V impurity concentration carrier concentration carrier mobility HiSIM 8

Requirements for RF Applications Harmonic Distortions Non-Quasi-Static Effect Noise Characteristics HiSIM 9

Feature of Potential-Based Model Current Equation: I = qnμe All physical quantities are function of surface potentials. Solution of Poisson s Equation Important RF characteristics are originated by the potential distribution along the channel. I-V characteristics reflect all important RF properties. Accurate parameter extraction for I-V characteristics is important. S. Matsumoto et al., IEIEC T E, E88-C, p. 247, 2005. S. Hosokawa et al., Ext. Abs. SSDM, pp. 20, 2003. M. Miura-Mattausch et al., IEEE TED, 2006. HiSIM 10

Descendant of MOSFET MG-MOSFET SOTB-MOSFET TFT SOI-MOSFET MOSFET HV-MOSFET MOS-Varactor IGBT HiSIM 11

HiSIM Family Bulk-MOSFET HiSIM2 High-Voltage MOSFET HiSIM_HV SOI MOSFET HiSIM-SOI Thin-Film Transistor Double-Gate MOSFET Insulated-Gate Bipolar Transistor HiSIM-TFT HiSIM-DG HiSIM-IGBT HiSIM 12

SOI-MOSFET Modeling many possible conditions Si Si substrate HiSIM 13

Poisson s Equation + Gauss s Law V φ φ gs fb s,soi b,soi s,soi Q+Q + Q + Q - V = φ - CFOX Qs,bulk = φs,bulk - CBOX 1 Q s,bulk + Qdep = φ 2 b,soi - C i dep b,soi s,bulk SOI Three surface potentials are solved simultaneously by iteration. Q b,soi φ b.soi φ s.soi Calculation results HiSIM 14

Smooth Transition among Conditions T SOI T BOX Conditi on Device1 150 110 PD Device2 50 110 DD Device3 50 50 DD Device4 25 110 FD HiSIM 15

C-V Characteristics T SOI =150nm T BOX =110nm : HiSIM-SOI : 2D-Device Sim. T SOI =50nm T BOX =110nm T SOI =50nm T BOX =50nm DEVICE1 DEVICE2 T SOI =25nm T BOX =110nm DEVICE3 DEVICE4 HiSIM 16

Potential Distribution in Thin-Body MOSFET device surface insulator Back surface potential is strongly dependent on T SOI. Consistent solution of Poisson s equation HiSIM 17

Device 4: Thin-Body SOI-MOSFET back-gate bias V bs dependence V bs φ b.soi φ s.soi HiSIM 18

Floating-Body Effect φ b.soi is unstable. symbol: 2D-Sim. line: HiSIM-SOI SOI bulk φ s.bulk φ b.soi φ s.soi BOX φ b.soi reduction change from FD to PD HiSIM 19

Charge Accumulation Impact Ionization: Include accumulation charge in the Poisson equation Increase the surface potential φ s0.soi Increase the inversion charge Q i according to V ds increase HiSIM 20

History Effect Transient Characteristics of the Floating-Body Effect Τ d : Time constant of Q h accumulation T d H. Toda et al., SSDM 2010. HiSIM 21

I d -V d Comparison with Measurements gds gds gds V sub = 0.0V V sub = 0.0V V sub = 0.0V V sub = 0.0V V sub = -1.5V V sub = -1.5V V sub = -1.5V V sub = -1.5V measurement HiSIM-SOI HiSIM 22

I d -V d Characteristics as a function of N SOI W g =0.25mm, L g =0.15mm N SOI (cm -3 ) = 1.0e16 2.0e16 5.0e16 Vds Vds Vds Vds Vds Vds Ids Ids Ids Ids Ids Ids Ids 1.0e17 2.0e17 5.0e17 Ids Ids 1.0e18 2.0e18 5.0e18 Vds Vds Vds enhanced floating body effect with increased N SOI HiSIM 23

Scalability Tests V th vs. N SOI for various V bs 0.6 V ds =0.05V, W g =10μm, L g =0.15 μm Threshold Voltage (V) 0.4 0.2 0.0-0.2 Vsub = 0 to -3V step -1.0V -0.4 1.0e16 1.0e17 1.0e18 1.0e19 N SOI (cm -3 ) automatic FD PD shift HiSIM 24

HiSIM-SOI - Considering all possible induced charges in the Poisson equation - Solving the Poisson equation iteratively - Deriving accurate analytical solution as initial values Solving the Poisson equation in a consistent way is only a possibility to model all different structures and conditions within one model framework. HiSIM 25

carrier concentration T si =10nm gate gate HiSIM-DG V gs =1V V ds =0V T si T si =20nm gate gate T si =40nm gate gate T si Body potential is floating. The floating body potential makes modeling difficult. HiSIM 26

Potential Dependence on T si and N sub N sub T Si φ s0 (V) φ s0 (V) HiSIM 27

C-V Characteristics Reduction of T si has only a small influence on the capacitance characteristics. HiSIM 28

Carrier Traps in TFT Source Gate Drain 1.E-05 Trap density small x y φ S0 Poly-Si φ SL Id(A) 1.E-07 1.E-09 large φ b0 Display Substrate (Insulator) φ bl 1.E-11 Traps 1.E-13-2 -1 0 1 2 3 4 Vg(V) HiSIM 29

Modeling of Trap Density Grain Boundaries Poly-Si film Traps uniformly distributed in crystal Si Simplified Model for Density of States Log(Density of States) Tail States Donor-type Acceptor-type Log(Density of States) Donor-type EV E g D E = gc1 exp Es ( ) Acceptor-type E EC ( E) = g exp g A C1 Es E V Deep States E C E V E C Add into the Poisson equation HiSIM 30

I-V characteristics 6.0 measurements simulations L=2μm 1.E+00 Ids(a.u.) 4.0 2.0 L=2μm Ids(a.u.) 1.E-02 1.E-04 1.E-06 1.E-08 measurements simulations 0.0 0 1 Vds(V) 2 3 1.E-10-5 -3-1 1 3 5 Vgs(V) Ids(a.u.) 5.0 4.0 3.0 2.0 1.0 measurements simulations L=0.5μm Ids(a.u.) L=0.5μm 1.E+00 1.E-02 1.E-04 1.E-06 1.E-08 measurements simulations 0.0 0 1 Vds(V) 2 3 1.E-10-5 -3-1 1 3 5 Vgs(V) S. Miyano et al., Proc. SISPAD, 2008. HiSIM 31

HiSIM-HV a few hundred volts > Bias Range > a few volts modeling MOSFET + Resistor HiSIM 32

Potential Drop in Drift symbol: HiSIM HV line: 2D Device N drift =10 17 cm 3 : low resistive N drift =10 16 cm 3 : high resistive : without resistance HiSIM 33

Specific Feature of HV MOSFET Rd = f(v gs, V ddp, model parameters) HiSIM 34

Current-Voltage Characteristics Relatively Low Breakdown Voltage Relatively High Breakdown Voltage Y. Oritsuki et al., IEEE TED, Oct. 2010; A. Tanaka et al, July, 2011. HiSIM 35

HiSIM-IGBT: Bias Range > 500V Schematic structure of a modern trench-igbt Jn n - (base) Simplified circuit diagram of the HiSIM-IGBT model Consistent potential extension in HiSIM-IGBT is achieved by calculation based on Kirchhoff s law. HiSIM 36

N base Dependence of I-V Characteristics M. Miyake et al., IEEE PESC, pp. 998-1003, June 2008. HiSIM 37

Summary HiSIM is a compact surface-potential-based MOSFET with a minimum number of approximations, due to its iterative surface-potential determination. HiSIM allows to preserve a consistent potential-based modeling in its extension to other integrated-device structures containing a MOSFET core. A compact-model family covering all integrated devices containing a MOSFET core and sharing the same modeling concepts could be developed. HiSIM 38