EE 330 Lecture 18. Small-signal Model (very preliminary) Bulk CMOS Process Flow

Similar documents
EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

EE 330 Class Seating

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

EE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

EE 434 Lecture 34. Logic Design

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Exam 2 Fall How does the total propagation delay (T HL +T LH ) for an inverter sized for equal

MOS Transistor Theory

Lecture 4: CMOS Transistor Theory

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

EE 434 Lecture 33. Logic Design

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

MOS Transistor Theory

The Physical Structure (NMOS)

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

MOSFET: Introduction

EE105 - Fall 2005 Microelectronic Devices and Circuits

ECE321 Electronics I

Practice 3: Semiconductors

EE105 - Fall 2006 Microelectronic Devices and Circuits

ECE 546 Lecture 10 MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Device Models (PN Diode, MOSFET )

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Lecture 3: CMOS Transistor Theory

Lecture 11: MOS Transistor

ECE-305: Fall 2017 MOS Capacitors and Transistors

MOS Transistor Properties Review

Digital Integrated Circuits

DC and Transient Responses (i.e. delay) (some comments on power too!)

Chapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

Practice 7: CMOS Capacitance

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

EECS 141: FALL 05 MIDTERM 1

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Chapter 4 Field-Effect Transistors

Content. MIS Capacitor. Accumulation Depletion Inversion MOS CAPACITOR. A Cantoni Digital Switching

Lecture 12: MOSFET Devices

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Lecture 0: Introduction

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

High-to-Low Propagation Delay t PHL

ECE 497 JS Lecture - 12 Device Technologies

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files - Design Rules

Device Models (PN Diode, MOSFET )

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE5780 Advanced VLSI CAD

6.012 Electronic Devices and Circuits Spring 2005

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

Section 12: Intro to Devices

Integrated Circuits & Systems

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

EE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multiple-input gates

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

EE382M-14 CMOS Analog Integrated Circuit Design

The Devices: MOS Transistors

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

Lecture 5: DC & Transient Response

S No. Questions Bloom s Taxonomy Level UNIT-I

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

Lecture 6: DC & Transient Response

Characteristics of Active Devices

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

The Gradual Channel Approximation for the MOSFET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EE5311- Digital IC Design

Lecture 04 Review of MOSFET

ECE 342 Solid State Devices & Circuits 4. CMOS

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

Integrated Circuits & Systems

EE247 Lecture 16. Serial Charge Redistribution DAC

Introduction and Background

Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) Prof. Ali M. Niknejad Prof. Rikky Muller

4.10 The CMOS Digital Logic Inverter

Lecture 12 Circuits numériques (II)

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

Lecture 5: CMOS Transistor Theory

Transcription:

EE 330 Lecture 18 Small-signal Model (very preliminary) Bulk CMOS Process Flow

Review from Last Lecture How many models of the MOSFET do we have? Switch-level model (2) Square-law model Square-law model (with λ and bulk additions) α-law model (with λ and bulk additions) BSIM model BSIM model (with binning extensions) BSIM model (with binning extensions and process corners)

Review from Last Lecture The Modeling Challenge I D Actual Modeled with one model V GS3 (and W/L variations or Process Variations) Local Agreement with Any Model V GS2 (and W/L variations or Process Variations) V GS1 (and W/L variations or Process Variations) V DS (and W/L variations or Process Variations) I G I D V DS I = f V,V D 1 GS DS I = f V,V G 2 GS DS I = f V,V B 3 GS DS V GS I B V BS = 0 Difficult to obtain analytical functions that accurately fit actual devices over bias, size, and process variations

Review from Last Lecture Model Status Simple dc Model Square-Law Model Small Signal Better Analytical dc Model Sophisticated Model for Computer Simulations BSIM Model Square-Law Model (with extensions for λ,γ effects) Short-Channel α-law Model Frequency Dependent Small Signal Simpler dc Model Switch-Level Models Ideal switches R SW and C GS

Review from Last Lecture D n-channel. p-channel modeling D S S G G G G S D S D D D G B G B S S G I G V GS I D D I B B V BS V DS V GS G I G S B I B V BS V DS S I D D I D 3 2.5 2 1.5 V GS4 V GS3 Models essentially the same with different signs and model parameters 1 V GS2 0.5 0 V GS1 0 1 2 3 4 5 V DS VDS VGS4 VGS3 VGS2 V GS1> 0 0 VGS VTn W V L 2 W 2 μ C V V V V V V V 2L I =I =0 DS I μ C V V V V V V V V D n OX GS Tn DS GS Tn DS GS Tn G B n OX GS Tn GS Tn DS GS Tn 0 V V GS Tp W V L 2 W 2L I =I =0 DS I -μ C V V V V V V V V D p OX GS Tp DS GS Tp DS GS Tp G B 2 -μ C p OX VGS VTp VGS VTp VDS VGS VTp

Review from Last Lecture Model Relationships G D R SWn C GSn V GS Determine R SW and C GS in the switch-level model for an n-channel MOSFET from square-law model in the 0.5u ON CMOS process if L=1u, W=1u (Assume μc OX =100μAV -2, C OX =2.5fFu -2,V T0 =1V, V DD =3.5V, V SS =0) S 0 V V GS T W V L 2 W 2L DS I μc V V V V V V V V D OX GS T DS GS T DS GS T 2 μc V V V V V V V OX GS T GS T DS GS T when SW is on, operation is deep triode

Review from Last Lecture Model Relationships G D R SWn C GSn V GS Determine R SW and C GS for an n-channel MOSFET from square-law model in the 0.5u ON CMOS process if L=1u, W=1u (Assume μc OX =100μAV -2, C OX =2.5fFu -2,V T0 =1V, V DD =3.5V, V SS =0) When on operating in deep triode W V W L 2 L DS I μc V V V μc V V V D OX GS T DS OX GS T DS V 1 1 DS R = 4K SQ I W 1 D V GS =VDD μc V V ( E 4) 3. 5 1 OX GS T L V GS =3.5V 1 S C GS = C OX WL = (2.5fFµ -2 )(1µ 2 ) = 2.5fF

Review from Last Lecture Model Relationships G D C GSp R SWp V GS Determine R SW and C GS for an p-channel MOSFET from square-law model in the 0.5u ON CMOS process if L=1u, W=1u ( C OX =2.5fFu -2,V T0 =1V, V DD =3.5V, V SS =0) Observe µ n \ µ p 3 S 0 V V GS T W V L 2 W 2L DS -I μc V V V V V V V V D OX GS T DS GS T DS GS T 2 μc V V V V V V V OX GS T GS T DS GS T When SW is on, operation is deep triode

Review from Last Lecture Model Relationships D G R SWp C GSp V GS Determine R SW and C GS for an p-channel MOSFET from square-law model in the 0.5u ON CMOS process if L=1u, W=1u Observe µ n \ µ p 3 ( C OX =2.5fFu -2,V T0 =1V, V DD =3.5V, V SS =0) W V W L 2 L DS -I μ C V V V μ C V V V D p OX GS T DS p OX GS T DS -V 1 1 DS R = 12K SQ -I W 1 1 D V GS =VDD μ C V V ( 4) 3. 5 1 p OX GS T L E V GS =3.5V 3 1 C GS = C OX WL = (2.5fFµ -2 )(1µ 2 ) = 2.5fF Observe the resistance of the p-channel device is approximately 3 times larger than that of the n-channel device for same bias and dimensions! S

Modeling of the MOSFET Goal: Obtain a mathematical relationship between the port variables of a device. I f V,V,V I I D G B 1 f f 2 3 GS DS BS VGS,V DS,VBS V GS,V DS,VBS Drain V DS I D I B Gate Bulk I D Simple dc Model V GS V BS Small Signal Better Analytical dc Model Sophisticated Model for Computer Simulations Frequency Dependent Small Signal Simpler dc Model

Small-Signal Model Goal with small signal model is to predict performance of circuit or device in the vicinity of an operating point Operating point is often termed Q-point

Small-Signal Model y Y Q Q-point X Q x Analytical expressions for small signal model will be developed later

Technology Files Design Rules Process Flow (Fabrication Technology) Model Parameters

n-well n-well n- p-

Bulk CMOS Process Description n-well process Single Metal Only Depicted Double Poly This type of process dominates what is used for high-volume lowcost processing of integrated circuits today Many process variants and specialized processes are used for lowervolume or niche applications Emphasis in this course will be on the electronics associated with the design of integrated electronic circuits in processes targeting highvolume low-cost products where competition based upon price differentiation may be acute Basic electronics concepts, however, are applicable for lower-volume or niche applicaitons

Components Shown n-channel MOSFET p-channel MOSFET Poly Resistor Doubly Poly Capacitor

C D A A B B C D

Consider Basic Components Only Well Contacts and Guard Rings Will be Discussed Later

A A B B

A A B B

Metal details hidden to reduce clutter A A D G S B D B S B n-channel MOSFET G

A A D G S B B B W L

A A Capacitor Resistor p-channel MOSFET B B n-channel MOSFET

n-well n-well n- p-

N-well Mask A A B B

N-well Mask A A B B

Detailed Description of First Photolithographic Steps Only Top View Cross-Section View

~ Blank Wafer Implant n-well Photoresist Mask p-doped Substrate Will use positive photoresist (exposed region soluble in developer) A A B Develop Expose B

Develop N-well Exposure Photoresist Mask A-A Section B-B Section

Implant A-A Section B-B Section

N-well Mask A-A Section B-B Section

n-well n-well n- p-

Active Mask A A B B

Active Mask A A B B

Active Mask Field Oxide A-A Section Field Oxide Field Oxide Field Oxide B-B Section

n-well n-well n- p-

Poly1 Mask A A B B

Poly1 Mask A A B B

Poly plays a key role in all four types of devices! A A Capacitor Resistor P-channel MOSFET B B n-channel MOSFET

Poly 1 Mask A-A Section Gate Oxide Gate Oxide B-B Section

n-well n-well n- p-

Poly 2 Mask A A B B

Poly 2 Mask A A B B

Poly 2 Mask A-A Section B-B Section

n-well n-well n- p-

P-Select A A B B

P-Select A A B B

P-Select Mask p-diffusion p-diffusion A-A Section Note the gate is self aligned!! B-B Section

n-select Mask n-diffusion A-A Section n-diffusion B-B Section

n-well n-well n- p-

Contact Mask A A B B

Contact Mask A A B B

Contact Mask A-A Section B-B Section

n-well n-well n- p-

Metal 1 Mask A A B B

Metal 1 Mask A A B B

Metal Mask A-A Section B-B Section

A A B B

A A Capacitor Resistor P-channel MOSFET B B n-channel MOSFET

Should now know what you can do in this process!! Can metal connect to active? Can metal connect to substrate when on top of field oxide? How can metal be connected to substrate? Can poly be connected to active under gate? Can poly be connected to active any place? Can metal be placed under poly to isolate it from bulk? Can metal 2 be connected directly to active? Can metal 2 be connected to metal 1? Can metal 2 pass under metal 1? Could a process be created that will result in an answer of YES to most of above?

How we started this course CAD Tools Circuit Structures and Circuit Design Device Operation and Models Semiconductor and Fabrication Technology

Thanks for your patience!! The basic concepts should have now come together Semiconductor and Fabrication Technology CAD Tools Device Operation and Models Circuit Structures and Circuit Design

How does the inverter delay compare between a 0.5u process and a 0.18u process? V DD V IN V OUT V IN V OUT V SS

How does the inverter delay compare between a 0.5u process and a 0.18u process? Feature 0.5 0.18 Units Vtn 0.81 0.5 V Vtp -0.92-0.53 V ucoxn 109.6 344 ua/v^2 ucoxp 39.4 72.6 ua/v^2 Cox 2.51 8.5 ff Vdd 5 1.8 V fosc-31 94.5 402.8 MHz V IN Assume n-channel and p-channel devices with L=Lmin, W=1.5Lmin V OUT n t HL =R pd C R L pd ncoxw n VDD VTN t LH =R pd C L Lp Rpu C W V V Feature 0.5 0.18 Units L p OX p DD TP C C W L W L L OX n n p p CL 1.88 0.83 ff Rpd 1452 1491 ohms Rpu 2858 3941 ohms THL 2.73 1.23 psec TLH 5.38 3.26 psec f 123 223 GHz Note 0.18u process is much faster than 0.5u process

End of Lecture 18