74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

Similar documents
74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC4051; 74HCT channel analog multiplexer/demultiplexer

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

74HC594; 74HCT bit shift register with output register

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

8-bit binary counter with output register; 3-state

The 74HC21 provide the 4-input AND function.

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC393; 74HCT393. Dual 4-bit binary ripple counter

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74HC1G125; 74HCT1G125

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

MM74HC251 8-Channel 3-STATE Multiplexer

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

74HC373-Q100; 74HCT373-Q100

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

MM74HC157 Quad 2-Input Multiplexer

MM74HC151 8-Channel Digital Multiplexer

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

MM74HC244 Octal 3-STATE Buffer

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

MM74HC373 3-STATE Octal D-Type Latch

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

MM74HC573 3-STATE Octal D-Type Latch

MM74HC374 3-STATE Octal D-Type Flip-Flop

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

MM74HC373 3-STATE Octal D-Type Latch

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

UNISONIC TECHNOLOGIES CO., LTD U74HC244

The 74LV08 provides a quad 2-input AND function.

74AHC2G126; 74AHCT2G126

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC03-Q100; 74HCT03-Q100

The 74LV32 provides a quad 2-input OR function.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

8-bit binary counter with output register; 3-state

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

MM74HC175 Quad D-Type Flip-Flop With Clear

74HC153-Q100; 74HCT153-Q100

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Transcription:

Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has four identical 2-input multiplexers with 3-state outputs, which select 4 bits of data from two sources and are controlled by a common data select input (S). The data inputs from source 0 (1I0 to 4I0) are selected when input S is LOW and the data inputs from source 1 (1I1 to 4I1) are selected when S is HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs. The is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The outputs are forced to a high-impedance OFF-state when OE is HIGH. The logic equations for the outputs are: 1Y = OE ( 1I1 S + 1I0 S) 2Y = OE ( 2I1 S + 2I0 S) 3Y = OE ( 3I1 S + 3I0 S) 4Y = OE ( 4I1 S + 4I0 S) The is identical to the 74HC258 but has non-inverting (true) outputs. Non-inverting data path 3-state outputs interface directly with system bus Complies with JEDEC standard no. 7A ESD protection: HBM EIA/JESD22-A114-C exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V Multiple package options Specified from 40 C to+85 C and from 40 C to +125 C

3. Quick reference data [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; 4. Ordering information Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f = 6 ns. 74HC257 t PHL, t PLH propagation delay C L = 15 pf; - 11 - ns ni0, ni1 to ny V CC =5 V propagation delay S to ny C L = 15 pf; - 14 - ns V CC =5 V C i input capacitance - 3.5 - pf C PD power dissipation V I = GND to V CC [1] - 45 - pf capacitance (per multiplexer) 74HCT257 t PHL, t PLH propagation delay ni0, ni1 to ny propagation delay S to ny N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. C L = 15 pf; V CC =5 V C L = 15 pf; V CC =5 V - 13 - ns - 17 - ns C i input capacitance - 3.5 - pf C PD power dissipation V I = GND to [1] - 45 - pf capacitance (per multiplexer) V CC 1.5 V Table 2: Ordering information Type number Package Temperature range Name Description Version 74HC257N 40 C to +125 C DIP16 plastic dual in-line package; 16 SOT38-1 leads (300 mil); long body 74HC257D 40 C to +125 C SO16 plastic small outline package; 16 SOT109-1 leads; body width 3.9 mm 74HC257DB 40 C to +125 C SSOP16 plastic shrink small outline SOT338-1 package; 16 leads; body width 5.3 mm 74HC257PW 40 C to +125 C TSSOP16 plastic thin shrink small outline SOT403-1 package; 16 leads; body width 4.4 mm 74HCT257N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil); long body SOT38-1 Product data sheet 2 of 22

Table 2: Ordering information continued Type number Package Temperature range Name Description Version 74HCT257D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm 74HCT257DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm 74HCT257PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT109-1 SOT338-1 SOT403-1 5. Functional diagram 1 1 15 G1 EN 2 3 5 6 11 10 14 13 15 1I0 1I1 2I0 2I1 3I0 3I1 4I0 4I1 OE S 1Y 2Y 3Y 4Y 4 7 9 12 2 3 5 6 11 10 14 13 1 MUX 1 4 7 9 12 mga835 001aad467 Fig 1. Logic symbol Fig 2. IEC logic symbol 2 1I0 3 1I1 5 2I0 6 2I1 11 3I0 10 3I1 14 4I0 13 4I1 1 S SELECTOR 15 OE 3-STATE MULTIPLEXER OUTPUTS 1Y 2Y 3Y 4Y 4 7 9 12 mgr280 Fig 3. Functional diagram Product data sheet 3 of 22

8. Limiting values Table 5: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V - ±20 ma I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V [1] For DIP16 packages: above 70 C, P tot derates linearly with 12 mw/k. [2] For SO16 packages: above 70 C, P tot derates linearly with 8 mw/k. [3] For SSOP16 and TSSOP16 packages: above 60 C, P tot derates linearly with 5.5 mw/k. 9. Recommended operating conditions - ±20 ma I O output current V O = 0.5 V to V CC + 0.5 V - ±35 ma I CC quiescent supply current - +70 ma I GND ground current - 70 ma T stg storage temperature 65 +150 C P tot total power dissipation DIP16 package [1] - 750 mw SO16 package [2] - 500 mw SSOP16 package [3] - 500 mw TSSOP16 package [3] - 500 mw Table 6: Recommended operating conditions Type 74HC257 V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 2.0 V - - 1000 ns times V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns T amb ambient temperature 40 - +125 C Type 74HCT257 V CC supply voltage 4.5 5.0 5.5 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 4.5 V - 6.0 500 ns times T amb ambient temperature 40 - +125 C Product data sheet 6 of 22

Table 7: Static characteristics type 74HC257 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V OL LOW-state output voltage V I =V IH or V IL I O =20µA; V CC = 2.0 V - - 0.1 V I O =20µA; V CC = 4.5 V - - 0.1 V I O =20µA; V CC = 6.0 V - - 0.1 V I O = 6.0 ma; V CC = 4.5 V - - 0.33 V I O = 7.8 ma; V CC = 6.0 V - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; V CC = 6.0 V - - ±5.0 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 6.0 V - - 80 µa T amb = 40 C to +125 C V IH HIGH-state input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-state input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-state output voltage V I =V IH or V IL - I O = 20 µa; V CC = 2.0 V 1.9 - - V I O = 20 µa; V CC = 4.5 V 4.4 - - V I O = 20 µa; V CC = 6.0 V 5.9 - - V I O = 6.0 ma; V CC = 4.5 V 3.7 - - V I O = 7.8 ma; V CC = 6.0 V 5.2 - - V V OL LOW-state output voltage V I =V IH or V IL - I O =20µA; V CC = 2.0 V - - 0.1 V I O =20µA; V CC = 4.5 V - - 0.1 V I O =20µA; V CC = 6.0 V - - 0.1 V I O = 6.0 ma; V CC = 4.5 V - - 0.4 V I O = 7.8 ma; V CC = 6.0 V - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µa I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; V CC = 6.0 V - - ±10.0 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 6.0 V - - 160 µa Table 8: Static characteristics type 74HCT257 At recommended operating conditions; voltages are referenced to GND (ground = 0 V). T amb =25 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V 2.0 1.6 - V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V - 1.2 0.8 V V OH HIGH-state output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µa 4.4 4.5 - V I O = 6 ma 3.98 4.32 - V Product data sheet 8 of 22

Table 8: Static characteristics type 74HCT257 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V OL LOW-state output voltage V I =V IH or V IL ; V CC = 4.5 V I O =20µA - 0 0.1 V I O = 6.0 ma - 0.15 0.26 V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±0.1 µa I OZ OFF-state output current V I =V IH or V IL ;V CC = 5.5 V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0A - - ±0.5 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 5.5 V - - 8.0 µa I CC additional quiescent supply current (per input pin) V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0A ni0 input - 40 144 µa ni1 input - 40 144 µa OE input - 135 486 µa S input - 70 252 µa C i input capacitance - 3.5 - pf T amb = 40 C to +85 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-state output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µa 4.4 - - V I O = 6 ma 3.84 - - V V OL LOW-state output voltage V I =V IH or V IL ; V CC = 4.5 V I O =20µA - - 0.1 V I O = 6.0 ma - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±1.0 µa I OZ OFF-state output current V I =V IH or V IL ;V CC = 5.5 V; V O =V CC or GND - - ±5.0 µa per input pin; other inputs at V CC or GND; I O =0A I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 5.5 V - - 80 µa I CC additional quiescent supply current (per input pin) V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0A ni0 input - - 180 µa ni1 input - - 180 µa OE input - - 608 µa S input - - 315 µa T amb = 40 C to +125 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-state output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 µa 4.4 - - V I O = 6 ma 3.7 - - V Product data sheet 9 of 22

Table 8: Static characteristics type 74HCT257 continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). V OL LOW-state output voltage V I =V IH or V IL ; V CC = 4.5 V 11. Dynamic characteristics I O =20µA - - 0.1 V I O = 6.0 ma - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 5.5 V - - ±1.0 µa I OZ OFF-state output current V I =V IH or V IL ;V CC = 5.5 V; V O =V CC or GND per input pin; other inputs at V CC or GND; I O =0A - - ±10 µa I CC quiescent supply current V I =V CC or GND; I O = 0 A; V CC = 5.5 V - - 160 µa I CC additional quiescent supply current (per input pin) V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0A ni0 input - - 196 µa ni1 input - - 196 µa OE input - - 662 µa S input - - 343 µa Table 9: Dynamic characteristics type 74HC257 Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 8. T amb = 25 C t PHL, t PLH propagation delay see Figure 6 nl0 to ny or nl1 to ny V CC = 2.0 V - 36 110 ns V CC = 4.5 V - 13 22 ns V CC = 5.0 V; C L = 15 pf - 11 - ns V CC = 6.0 V - 10 19 ns propagation delay StonY see Figure 6 V CC = 2.0 V - 47 150 ns V CC = 4.5 V - 17 30 ns V CC = 5.0 V; C L = 15 pf - 14 - ns V CC = 6.0 V - 14 26 ns t PZH, t PZL 3-state output enable see Figure 7 V CC = 2.0 V - 33 150 ns V CC = 4.5 V - 12 30 ns V CC = 6.0 V - 10 26 ns t PHZ, t PLZ 3-state output disable see Figure 7 V CC = 2.0 V - 41 150 ns V CC = 4.5 V - 15 30 ns V CC = 6.0 V - 12 26 ns Product data sheet 10 of 22

Table 9: Dynamic characteristics type 74HC257 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 8. t PZH, t PZL 3-state output enable see Figure 7 V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t PHZ, t PLZ 3-state output disable see Figure 7 V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t THL, t TLH output transition time see Figure 6 V CC = 2.0 V - - 90 ns V CC = 4.5 V - - 18 ns V CC = 6.0 V - - 15 ns [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Table 10: Dynamic characteristics type 74HCT257 Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 8. T amb = 25 C t PHL, t PLH propagation delay see Figure 6 nl0 to ny or nl1 to ny V CC = 4.5 V - 16 30 ns V CC = 5.0 V; C L = 15 pf - 13 - ns propagation delay S to ny see Figure 6 V CC = 4.5 V - 20 35 ns V CC = 5.0 V; C L = 15 pf - 17 - ns t PZH, t PZL 3-state output enable V CC = 4.5 V; see Figure 7-15 30 ns t PHZ, t PLZ 3-state output disable V CC = 4.5 V; see Figure 7-16 30 ns t THL, t TLH output transition time V CC = 4.5 V; see Figure 6-5 12 ns T amb = 40 C to +85 C t PHL, t PLH propagation delay V CC = 4.5 V; see Figure 6 - - 38 ns nl0 to ny or nl1 to ny propagation delay S to ny V CC = 4.5 V; see Figure 6 - - 44 ns Product data sheet 12 of 22

Table 10: Dynamic characteristics type 74HCT257 continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf, unless otherwise specified. For test circuit see Figure 8. t PZH, t PZL 3-state output enable V CC = 4.5 V; see Figure 7 - - 38 ns t PHZ, t PLZ 3-state output disable V CC = 4.5 V; see Figure 7 - - 38 ns t THL, t TLH output transition time V CC = 4.5 V; see Figure 6 - - 15 ns T amb = 40 C to +125 C t PHL, t PLH propagation delay V CC = 4.5 V; see Figure 6 - - 45 ns nl0 to ny or nl1 to ny propagation delay V CC = 4.5 V; see Figure 6 - - 53 ns S to ny t PZH, t PZL 3-state output enable V CC = 4.5 V; see Figure 7 - - 45 ns t PHZ, t PLZ 3-state output disable V CC = 4.5 V; see Figure 7 - - 45 ns t THL, t TLH output transition time V CC = 4.5 V; see Figure 6 - - 18 ns C PD power dissipation capacitance (per multiplexer) V I = GND to V CC [1] - 45 - pf [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 12. Waveforms input S, ni0, ni1 V I GND V M V M t PHL t PLH V OH output ny V OL 90 % V M V M 10 % t THL t TLH 001aad477 Fig 6. Measurement points are given in Table 11. V OL and V OH are typical voltage output drop that occur with the output load. Propagation delays input (S, ni0, ni1) to output (ny) and output (ny) transition times Product data sheet 13 of 22

13. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil); long body SOT38-1 D M E seating plane A 2 A L A 1 Z 16 e b b 1 9 w M c (e ) 1 M H pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. A 1 A 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.7 0.51 3.7 0.19 0.02 0.15 1.40 1.14 0.055 0.045 0.53 0.38 0.021 0.015 0.32 0.23 0.013 0.009 21.8 21.4 0.86 0.84 6.48 6.20 0.26 0.24 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 2.54 7.62 0.1 0.3 3.9 3.4 0.15 0.13 8.25 7.80 0.32 0.31 9.5 8.3 0.37 0.33 w 0.254 0.01 (1) Z max. 2.2 0.087 OUTLINE VERSION SOT38-1 REFERENCES IEC JEDEC JEITA 050G09 MO-001 SC-503-16 EUROPEAN PROJECTION Fig 9. Package outline SOT38-1 (DIP16) Product data sheet 16 of 22