Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

Similar documents
BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

BUK A. N-channel TrenchMOS logic level FET

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK B. N-channel TrenchMOS standard level FET

N-channel TrenchMOS logic level FET

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

BUK B. N-channel TrenchMOS logic level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

BUK A. N-channel TrenchMOS standard level FET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PHP110NQ08T. N-channel TrenchMOS standard level FET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN BS. High efficiency due to low switching and conduction losses

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

BUK A. N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

N-channel TrenchMOS standard level FET

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN3R5-40YSD. 1. Quick reference data. 2. Pinning information. 3. Ordering information. 15 August 2018 Objective data sheet

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

60 V, 0.3 A N-channel Trench MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PSMN002-25P; PSMN002-25B

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PHM21NQ15T. TrenchMOS standard level FET

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BF556A; BF556B; BF556C

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PHP7NQ60E; PHX7NQ60E

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

TrenchMOS ultra low level FET

The 74LV08 provides a quad 2-input AND function.

4-bit magnitude comparator

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

9 March 2 Product data sheet. General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications. 2. Features and benefits Low conduction losses due to low on-state resistance Q compliant Suitable for logic level gate drive sources 3. Applications 2 V and 2 V loads Automotive and general purpose power switching Motors, lamps and solenoids. Quick reference data Table. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 5 C - - 55 V I D drain current V GS = 5 V; T sp = 25 C; Fig. 3; Fig. 2 - - 7 A P tot total power dissipation T sp = 25 C; Fig. - - 8 W Static characteristics R DSon drain-source on-state resistance V GS = V; I D = 8 A; T j = 25 C - 62 73 mω V GS =.5 V; I D = 8 A; T j = 25 C - - 89 mω Avalanche ruggedness E DS(AL)S non-repetitive drainsource avalanche energy V GS = 5 V; I D = 8 A; T j = 25 C; Fig. 3; Fig. I D = 6 A; V sup 55 V; R GS = 5 Ω; V GS = 5 V; T j(init) = 25 C; unclamped - 68 8 mω - - 36 mj

5. Pinning information Table 2. Pinning information Pin Symbol Description Simplified outline Graphic symbol G gate 2 D drain 3 S source D drain 2 3 SC-73 (SOT223) G mbb76 D S 6. Ordering information Table 3. Type number Ordering information Package Name Description Version SC-73 plastic surface-mounted package with increased heatsink; leads /CU SC-73 plastic surface-mounted package with increased heatsink; leads SOT223 SOT223 7. Marking Table. Marking codes Type number Marking code 98855A /CU 98855 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 63). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage T j 25 C; T j 5 C - 55 V V DGR drain-gate voltage R GS = 2 kω - 55 V V GS gate-source voltage -5 5 V P tot total power dissipation T sp = 25 C; Fig. - 8 W I D drain current T sp = C; V GS = 5 V; Fig. 2 - A T sp = 25 C; V GS = 5 V; Fig. 3; Fig. 2-7 A I DM peak drain current T sp = 25 C; pulsed; t p µs; Fig. 3-3 A Product data sheet 9 March 2 2 / 3

Symbol Parameter Conditions Min Max Unit T stg storage temperature -55 5 C T j junction temperature -55 5 C V GSM peak gate-source voltage pulsed; t p 5 µs -5 5 V Source-drain diode I S source current T sp = 25 C - 7 A I SM peak source current pulsed; t p µs; T sp = 25 C - 3 A Avalanche ruggedness E DS(AL)S non-repetitive drain-source avalanche energy I D = 6 A; V sup 55 V; R GS = 5 Ω; V GS = 5 V; T j(init) = 25 C; unclamped - 36 mj E DS(AL)R repetitive drain-source avalanche energy Fig. [][2][3][]- - J [] Maximum value not quoted. Repetitive rating defined in avalanche rating figure. [2] Single-pulse avalanche rating limited by maximum junction temperature of 5 C. [3] Repetitive avalanche rating limited by an average junction temperature of 5 C. [] Refer to application note AN273 for further information. 2 3aa7 8 3aab787 P der (%) I D 6 8 2 5 5 2 T sp ( C) 5 5 2 T sp ( C) Fig.. Normalized total power dissipation as a function of solder point temperature Fig. 2. Continuous drain current as a function of solder point temperature Product data sheet 9 March 2 3 / 3

3 I D 2 R DSon = V DS / I D 3nc5 t p = µs µs - -2 P t p T t p δ = T t - 2 V DS (V) DC ms ms ms Fig. 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage 3aab77 I AL () (2) (3) - -2-3 -2 - t AL (ms) Fig.. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time. 9. Thermal characteristics Table 6. Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-sp) thermal resistance from junction to solder point - - 5 K/W Product data sheet 9 March 2 / 3

Symbol Parameter Conditions Min Typ Max Unit R th(j-a) thermal resistance from junction to ambient Fig. 5-2 - K/W 2 Z th(j-sp) (K/W) δ =.5 3nc55.2..5 -.2 P t p δ = T -2 Single Shot -6-5 - -3-2 - 2 t p (s) t p T t Fig. 5. Transient thermal impedance from junction to solder point as a function of pulse duration. Characteristics Table 7. Characteristics Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown voltage I D =.25 ma; V GS = V; T j = -55 C 5 - - V I D =.25 ma; V GS = V; T j = 25 C 55 - - V V GS(th) I DSS I GSS R DSon gate-source threshold voltage drain leakage current gate leakage current drain-source on-state resistance I D = ma; V DS = V GS ; T j = 25 C;.5 2 V Fig. 2; Fig. 8 I D = ma; V DS = V GS ; T j = 5 C; Fig. 2; Fig. 8.6 - - V I D = ma; V DS = V GS ; T j = -55 C; - - 2.3 V Fig. 2; Fig. 8 V DS = 55 V; V GS = V; T j = 5 C - - 5 µa V DS = 55 V; V GS = V; T j = 25 C -.5 µa V GS = V; V DS = V; T j = 25 C - 2 na V GS = - V; V DS = V; T j = 25 C - 2 na V GS = 5 V; I D = 8 A; T j = 5 C; - - 7 mω Fig. 3; Fig. V GS = V; I D = 8 A; T j = 25 C - 62 73 mω V GS =.5 V; I D = 8 A; T j = 25 C - - 89 mω Product data sheet 9 March 2 5 / 3

Symbol Parameter Conditions Min Typ Max Unit Dynamic characteristics V GS = 5 V; I D = 8 A; T j = 25 C; Fig. 3; Fig. - 68 8 mω Q G(tot) total gate charge I D = A; V DS = V; V GS = 5 V; - - nc Q GS gate-source charge Fig. Q GD gate-drain charge I D = A; V DS = V; V GS = 5 V; Fig. 5 -.6 - nc -.6 - nc C iss input capacitance V GS = V; V DS = 25 V; f = MHz; - 38 58 pf C oss output capacitance T j = 25 C; Fig. 6-87 pf C rss reverse transfer capacitance - 62 85 pf t d(on) turn-on delay time V DS = 3 V; R L =.2 Ω; V GS = 5 V; - 8 - ns t r rise time R G(ext) = Ω; T j = 25 C - 8 - ns t d(off) turn-off delay time - 2 - ns t f fall time - 32 - ns Source-drain diode V SD source-drain voltage I S = 5 A; V GS = V; T j = 25 C; Fig. 7 -.85.2 V t rr reverse recovery time I S = 2 A; di S /dt = - A/µs; - 33 - ns Q r recovered charge V GS = - V; V DS = 3 V; T j = 25 C - 6 - nc 6 3nc5 8 3nc5 I D V GS (V) = 7 6 R DSon (mω) 5 6 2 3. 3 2. 2.2 2 6 8 V DS (V) 2 6 8 V GS (V) Fig. 6. Output characteristics: drain current as a function of drain-source voltage; typical values Fig. 7. Drain-source on-state resistance as a function of gate-source voltage; typical values Product data sheet 9 March 2 6 / 3

- 3aa36 2 3nc8 I D -2 g fs (S) -3 8 min typ max 6 - -5 2-6 2 3 V GS (V) 5 5 2 I D Fig. 8. T j = 25 C; V DS = 5 V Sub-threshold drain current as a function of gate-source voltage Fig. 9. Forward transconductance as a function of drain current; typical values 5 3nc9 5 3nc7 I D V GS (V) 3 V DS = V V DS = V 5 T j = 5 C 2 T j = 25 C 2 3 V GS (V) Fig.. Transfer characteristics: drain current as a function of gate-source voltage; typical values 5 5 Q G (nc) Fig.. Gate-source voltage as a function of turn-on gate charge; typical values Product data sheet 9 March 2 7 / 3

2.5 V GS(th) (V) 2 max 3aa33 R DSon 8 (mω) 5 3 3.2 3. 3.6 3.8 3nc52 V GS (V) = 5.5 typ 2 9 min 6.5 3-6 6 2 T j ( C) 8 Fig. 2. Gate-source threshold voltage as a function of junction temperature 2 3 I D Fig. 3. Drain-source on-state resistance as a function of drain current; typical values 2 a.8 3nc2 V GS (V) 5 V DD = V 3nc37.6..2 3 V DD = V.8 2.6..2-6 -2 2 6 8 T j ( C) Fig.. Normalized drain source on-state resistance factor as a function of junction temperature 2 3 Q G (nc) Fig. 5. Gate-source voltage as a function of turn-on gate charge; typical values Product data sheet 9 March 2 8 / 3

2 C (pf) 3nc53 I S 6 3nc6 8 C iss 6 2 C oss C rss -2-2 V DS (V) Fig. 6. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values 2 T j = 5 C T j = 25 C..5..5 2. V SD (V) Fig. 7. Reverse diode current as a function of reverse diode voltage; typical value Product data sheet 9 March 2 9 / 3

. Package outline Plastic surface-mounted package with increased heatsink; leads SOT223 D B E A X c y H E v M A b Q A A 2 3 L p e b p w M B detail X e 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A b p b c D E e e H E L p Q v w y mm.8.5...8.6 3. 2.9.32.22 6.7 6.3 3.7 3.3.6 2.3 7.3 6.7..7.95.85.2.. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT223 SC-73 -- 6-3-6 Fig. 8. Package outline SC-73 (SOT223) Product data sheet 9 March 2 / 3

2. Legal information 2. Data sheet status Document status [][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet Product status [3] Development Qualification Production Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 2.2 Definitions Preview The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 2.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 63) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. Product data sheet 9 March 2 / 3

No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 2. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Product data sheet 9 March 2 2 / 3

3. Contents General description... 2 Features and benefits... 3 Applications... Quick reference data... 5 Pinning information...2 6 Ordering information...2 7 Marking... 2 8 Limiting values...2 9 Thermal characteristics... Characteristics...5 Package outline... 2 Legal information... 2. Data sheet status... 2.2 Definitions... 2.3 Disclaimers... 2. Trademarks... 2 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 9 March 2 Product data sheet 9 March 2 3 / 3