Theorem/Law/Axioms Over (.) Over (+)

Similar documents
Part 5: Digital Circuits

Learning Objectives. Boolean Algebra. In this chapter you will learn about:

Chapter-2 BOOLEAN ALGEBRA

Why digital? Overview. Number Systems. Binary to Decimal conversion

Boolean Algebra. Boolean Variables, Functions. NOT operation. AND operation. AND operation (cont). OR operation

Chapter 2 : Boolean Algebra and Logic Gates

BOOLEAN ALGEBRA TRUTH TABLE

Goals for Lecture. Binary Logic and Gates (MK 2.1) Binary Variables. Notation Examples. Logical Operations

BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

This form sometimes used in logic circuit, example:

Logic Design. Chapter 2: Introduction to Logic Circuits

Logic Gates and Boolean Algebra

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

CHAPTER 3 LOGIC GATES & BOOLEAN ALGEBRA

Boolean Algebra & Logic Gates. By : Ali Mustafa

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Chapter 2 Boolean Algebra and Logic Gates

Combinational Logic Circuits Part II -Theoretical Foundations

MC9211 Computer Organization

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Boolean Algebra and Logic Simplification

CHAPTER1: Digital Logic Circuits Combination Circuits

Possible logic functions of two variables

Lecture 2. Notes. Notes. Notes. Boolean algebra and optimizing logic functions. BTF Electronics Fundamentals August 2014

211: Computer Architecture Summer 2016

Electronics. Overview. Introducction to Synthetic Biology

Unit 2 Session - 6 Combinational Logic Circuits

Combinational logic. Possible logic functions of two variables. Minimal set of functions. Cost of different logic functions.

ENGR 303 Introduction to Logic Design Lecture 3. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Minimization techniques

CMSC 313 Lecture 16 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

WEEK 2.1 BOOLEAN ALGEBRA

Lecture 1. Notes. Notes. Notes. Introduction. Introduction digital logic February Bern University of Applied Sciences

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

Combinational Logic Design Principles

Lecture 3. Title goes here 1. level Networks. Boolean Algebra and Multi-level. level. level. level. level

1. Name the person who developed Boolean algebra

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Combinational Logic Fundamentals

Prove that if not fat and not triangle necessarily means not green then green must be fat or triangle (or both).

Chapter 2: Switching Algebra and Logic Circuits

Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

CHAPTER III BOOLEAN ALGEBRA

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Week-I. Combinational Logic & Circuits

CPE100: Digital Logic Design I

Digital Logic Design. Combinational Logic

Digital Circuit And Logic Design I. Lecture 3

L2: Combinational Logic Design (Construction and Boolean Algebra)

CS 226: Digital Logic Design

CHAPTER 2 BOOLEAN ALGEBRA

ECE/Comp Sci 352 Digital System Fundamentals Quiz # 1 Solutions

Chapter 2 Boolean Algebra and Logic Gates

Digital Design 2. Logic Gates and Boolean Algebra

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Combinational Logic (mostly review!)

Midterm1 Review. Jan 24 Armita

CHAPTER III BOOLEAN ALGEBRA

Chapter 2 Combinational Logic Circuits

EC-121 Digital Logic Design

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

ECE 238L Boolean Algebra - Part I

Simplifying Logic Circuits with Karnaugh Maps

BOOLEAN LOGIC. By- Neha Tyagi PGT CS KV 5 Jaipur II Shift, Jaipur Region. Based on CBSE curriculum Class 11. Neha Tyagi, KV 5 Jaipur II Shift

KP/Worksheets: Propositional Logic, Boolean Algebra and Computer Hardware Page 1 of 8

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

L2: Combinational Logic Design (Construction and Boolean Algebra)

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

Chapter 2 Combinational Logic Circuits

Chapter 2: Boolean Algebra and Logic Gates

SIMPLIFICATION OF BOOLEAN ALGEBRA. Presented By: Ms. Poonam Anand

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Discrete Mathematics. CS204: Spring, Jong C. Park Computer Science Department KAIST

Unit 2 Boolean Algebra

Boolean Algebra, Gates and Circuits

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

ELCT201: DIGITAL LOGIC DESIGN

Chapter 7 Logic Circuits

EECS Variable Logic Functions

Review for Test 1 : Ch1 5

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

Boolean Algebra and Logic Gates

ﻮﻧﺭﺎﮐ ﺔﺸﻘﻧ ﺎﺑ ﻱﺯﺎﺳ ﻪﻨﻴﻬﺑ

Chapter 2. Boolean Algebra and Logic Gates

Lecture 2 Review on Digital Logic (Part 1)

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Having read this workbook you should be able to: design a logic circuit from its Boolean equation or truth table.

Administrative Notes. Chapter 2 <9>

ENG2410 Digital Design Combinational Logic Circuits

Digital Logic Design. Malik Najmus Siraj

COSC3330 Computer Architecture Lecture 2. Combinational Logic

Chapter 5. Digital systems. 5.1 Boolean algebra Negation, conjunction and disjunction

Digital Circuit And Logic Design I. Lecture 4

Chap 2. Combinational Logic Circuits

Transcription:

material prepared by: MUKESH OHR Follow me on F : http://www.facebook.com/mukesh.sirji4u OOLEN LGER oolean lgebra is a set of rules, laws and theorems by which logical operations can be mathematically expressed. This algebra was first introduced by George oole, an English mathematician. oolean algebra deals with boolean variables (characters allowed -Z, a-z), the operators. (ND), + (OR), and (NOT) and the symbols ( ) and =. asic Theorems/Properties of oolean lgebra Theorem/Law/xioms Over (.) Over (+). Properties of x. = x+ = x 2. Properties of x. = x x+ = 3. Indempotence Law (Identity Law) x.x = x x+x = x 4. Complementarity Law x.x = x+x = 5. Commutative Law x.y = y.x x+y = y+x 6. ssociative Law x.(y.z) = (x.y).z x+(y+z) = (x+y)+z 7. Distributive Law x+(y.z) = (x+y).(x+z) x.(y+z) = xy+xz 8. bsorption Law (Redundance Law) x(x+y) = x x+xy = x 9. De-Morgan s Law (x.y)' = x +y (x+y) = x.y. Involution Law (Negation Law) (x ) = x Principle of Duality: It states that starting with a boolean relation; another boolean relation can be derived by: ) Changing each OR (+) sign to an ND (.) sign. 2) Changing each ND (.) to an OR (+) sign. 3) Replacing each by & vice-versa. e.g. The Dual of an expression x+xy = x is x.(x+y) = x Tautology If the result of a boolean expression is always TRUE or, it is called a tautology. e.g. x + is a tautology. Fallacy If the result of a boolean expression is always FLSE or, it is called Fallacy. e.g. x. is a fallacy. ----------------------------------------------------------------------------------------------------------------------------- Page

LOGIC GTES Logic gates are small electronic circuits that work on digital signals. asically logic gates are of two types: asic Gates ND gate OR gate NOT gate SIC GTES: Derived Gates NND gate NOR gate X-OR gate X-NOR gate. ND gate Operation : logical multiplication Symbol :. or ^ Graphical symbol : i/p lines Y=. Truth Table: INPUT OUTPUT Y=. It is concluded from the above truth table that; the output of an ND gate is TRUE (i.e. ) only when both the inputs are TRUE, and in all other cases it is always FLSE. 2. OR gate Operation : logical addition Symbol : + or v Graphical symbol : i/p lines Y = + Page 2

Truth Table: INPUT OUTPUT Y= + It is concluded from the above truth table that; the output of an OR gate is FLSE (i.e. ) only when both the inputs are FLSE, and in all other cases it is always TRUE. 3. NOT gate ( Inverter) Operation : Compliment Symbol : or Graphical symbol : i/p line Y = (or ) Truth Table: Input output Y = It is concluded from the above truth table that; the NOT gate simply inverts the input. DERIVED GTES: ( obtained by combining two or more basic gates). NND gate: [compliment of ND gate] It is obtained by complimenting the output of ND gate.. Y =. Page 3

Graphical symbol: i/p lines Y=. Truth Table: INPUT OUTPUT. Y=. It is concluded from the above truth table that; the output of an NND gate is FLSE (i.e. ) only when both the inputs are TRUE, and in all other cases it is always TRUE. 2. NOR gate: [compliment of OR gate] It is obtained by complimenting the output of OR gate. + Y = + Graphical symbol: i/p lines Y = + INPUT OUTPUT + Y= + It is concluded from the above truth table that; the output of an NOR gate is TRUE (i.e. ) only when both the inputs are FLSE, and in all other cases it is always FLSE. Page 4

3. X-OR gate: It is a special case in OR gate. It is obtained as: i/p Y= + o/p Graphical symbol: i/p lines Y = + = + Truth Table: INPUT OUTPUT Y = + = + It is concluded from the above truth table that; the output of an X-OR gate is FLSE (i.e. ) when both the inputs are SME, and in all other cases it is always TRUE. Page 5

4. X-NOR gate: It is obtained by complementing the output of X-OR gate. i/p + Y=. o/p Graphical symbol: i/p lines Y =. = + Truth Table: INPUT OUTPUT + Y =. = + It is concluded from the above truth table that; the output of an X-NOR gate is TRUE (i.e. ) when both the inputs are SME, and in all other cases it is always FLSE. Page 6

Universal gates: [ NND & NOR ] NND and NOR gates are known as universal gates because any other gate / any logic circuit can be constructed using only NND as well as only NOR. i. Construction of basic gates using NND gate: ) NOT gate using NND Y = 2) ND gate using NND. Y =. =. 3) OR gate using NND Y =. = + = + Page 7

ii. Construction of basic gates using NOR gate: ) NOT gate using NOR Y = 2) OR gate using NOR + Y = + = + 3) ND gate using NOR Y = + =. =. ----------------------------------------------------------------------------------------------------- Page 8

Minimizing oolean Expression given boolean expression can be minimized or reduced to a simpler form before implementing it into a circuit. y doing so, we can remove complexities of a circuit to a larger extent. There are two methods of minimizing a boolean expression: lgebraic method [using laws of boolean algebra] Map method [using K-map] K- MP ( Karnaugh Map) K-map is a graphical arrangement of a truth-table in the form of a grid, which provides a simplest & systematic way of minimizing a boolean expression. Key Terms: Literal single variable or its compliment. Gray Code binary code in which each successive number differs only in one place. Canonical Form Standard SOP or Standard POS expressions where all variables/literals are present in each term of the expression. Maxterm SUM term containing sum of all the literals, with or without bar Minterm PRODUCT term containing product of all the literals, with or without bar Points to remember while drawing a K-map: ) In SOP; each minterm is marked as binary in the corresponding cell of the map. In POS; each maxterm is marked as binary in the corresponding cell of the map. 2) While grouping the cells, check firstly for large groups. i.e. check first for a group of 6cells, then 8cells, then 4cells, then 2cells and lastly for cell. t each step don t forget to roll/fold the map. 3) Redundant groups should not be taken. 4) For each group, take the common row-variables and the column-variables and multiply them to get the simplified minterm (or add them to get the simplified maxterm). [In SOP: -complemented; -uncomplemeted] [In POS: -uncomplemented; -complemeted] Repeat the procedure for all the groups. 5) Finally, add all the minterms obtained (or multiply all the maxterms obtained) to get the final minimized expression. Page 9

EXMPLE : Reduce the following oolean Expression using K-map: F(,, C, D) = (,, 2, 4, 5, 6, 8, ) [CSE 2] Solution: No. of variables = 4 Therefore, no of cells in the map= 2 4 = 6 So let s draw the K-map with 6 cells g CD g2 m m m3 m2 m4 m5 m7 m6 m2 m3 m5 m4 m8 m9 m m g3 For group g: it s a quad containing cells (m, m, m4, m5) = i.e C= i.e. C Combining both the literals, we ll get the minterm C Page

For group g2: it s a quad containing cells (m, m2, m4, m6) = i.e D= i.e D D For group g3: it s a quad (obtained on map folding) containing cells (m, m2, m8, m) = i.e D= i.e D D Now, Combining the minterms obtained above; we ll get the reduced boolean exp. as: F(,, C, D) = C + D + D ------------------------------------------------------------------------------------------------------------- EXMPLE 2: Minimize the following oolean Expression using K-map: F (K, L, M, N) = (, 3, 4, 5, 6, 7, 2, 3) Solution: Given expression is in POS form. g2 MN KL g3 g M M4 M M5 M3 M7 M2 M6 M2 M3 M5 M4 M8 M9 M M For g(quad M4M5M2M3) : L + M For g2(quad MM3M5M7) : K + N For g3(quad M4M5M7M6) : K + L Combining the Maxterms, we ll get the required reduced expression, F (K, L, M, N)= (L + M)( K + N )( K + L ) ---------------------------------------------------------------------- Page

Use of oolean operators (ND, OR) in search engine queries oolean logic allows you to combine words and phrases into search statements to retrieve documents from searchable databases. oolean logic consists of three logical operators: OR ND NOT i) OR logic: OR logic is most commonly used to search for synonymous terms or concepts. It allows pages with at least one of the terms. e.g. college OR university retrieves all the unique records containing one term, the other term, or both of them. Search terms Results College 396,482 University 59,79 college OR university 89,24 The more terms or concepts we combine in a search with OR logic, the more results we will retrieve. ii) ND logic: ND logic combined in a search retrieves the records in which OTH of the search terms are present. e.g. poverty ND crime retrieves all the records containing both the words poverty and logic. It must be noted that, it will not retrieve any records with only "poverty" or only "crime" Search terms Results poverty 76,342 crime 348,252 poverty ND crime 2,998 The more terms or concepts we combine in a search with ND logic, the fewer results we will retrieve. Page 2

iii) NOT logic: NOT logic excludes records from your search results. e.g. cats NOT dogs retrieves all the records containing the word cats UT no records are retrieved where the word dogs appears [even the overlapping area where both cats and dogs appear, will not be retrieved]. NOTE: Virtually all general search engines on the Web default to ND logic. In other words, when you type words into a search box and generate your search, oolean ND logic is going on behind the scenes. ------------------------------------------------------------------------------------------------------------- Other ctivities: Practice the following: ) Minimization Problems using K-maps & algebraically also. 2) Realization of a given oolean expression using: ny Logic NND NOR gate(s) gate only gate only 3) To draw out the output from a logic circuit and vice-versa. 4) Writing SOP or POS forms from truth tables. 5) SOP to POS conversion and vice-versa. 6) Proving the laws or a given expression lgebraically Using truth tables. ------------------------------------------------------------------------------------------------------------- Page 3