This form sometimes used in logic circuit, example:

Similar documents
211: Computer Architecture Summer 2016

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Combinational Logic Circuits Part II -Theoretical Foundations

CPE100: Digital Logic Design I

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

CHAPTER III BOOLEAN ALGEBRA

Boolean Algebra and Logic Simplification

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Unit 2 Session - 6 Combinational Logic Circuits

CHAPTER III BOOLEAN ALGEBRA

Standard Expression Forms

Digital Logic Design. Malik Najmus Siraj

Administrative Notes. Chapter 2 <9>

Chapter 2 : Boolean Algebra and Logic Gates

Karnaugh Maps Objectives

Minimization techniques

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Lecture 4: More Boolean Algebra

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

UNIT 5 KARNAUGH MAPS Spring 2011

Karnaugh Map & Boolean Expression Simplification

EXPERIMENT #4: SIMPLIFICATION OF BOOLEAN FUNCTIONS

Chapter 4 Optimized Implementation of Logic Functions

MC9211 Computer Organization

Chapter-2 BOOLEAN ALGEBRA

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Optimizations and Tradeoffs. Combinational Logic Optimization

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

CS 226: Digital Logic Design

Combinatorial Logic Design Principles

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

EEE130 Digital Electronics I Lecture #4

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

Logic Design. Chapter 2: Introduction to Logic Circuits

Computer Organization I

Digital Logic Design. Combinational Logic

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

WEEK 2.1 BOOLEAN ALGEBRA

BOOLEAN ALGEBRA CLASS XII. Presented By : Dinesh Patel PGT CS KV IIT Powai

Simplifying Logic Circuits with Karnaugh Maps

Logical Design of Digital Systems

Slides for Lecture 10

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

ELCT201: DIGITAL LOGIC DESIGN

Chapter 7 Logic Circuits

ELC224C. Karnaugh Maps

Cover Sheet for Lab Experiment #3

ENG2410 Digital Design Combinational Logic Circuits

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

CHAPTER 5 KARNAUGH MAPS

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

Karnaugh Maps (K-Maps)

Combinational Logic Fundamentals

ENGR 303 Introduction to Logic Design Lecture 3. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College

Chapter 2 Combinational Logic Circuits

Boolean Algebra & Logic Gates. By : Ali Mustafa

CHAPTER1: Digital Logic Circuits Combination Circuits

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

CprE 281: Digital Logic

Chapter 2. Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates

If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C

Lecture 2 Review on Digital Logic (Part 1)

ECE 238L Boolean Algebra - Part I

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Signals and Systems Digital Logic System

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

Chapter 2 Combinational Logic Circuits

Working with Combinational Logic. Design example: 2x2-bit multiplier

Logic Design Combinational Circuits. Digital Computer Design

Midterm1 Review. Jan 24 Armita

Chapter 2 Boolean Algebra and Logic Gates

Combinational Logic Design/Circuits

Mark Redekopp, All rights reserved. Lecture 5 Slides. Canonical Sums and Products (Minterms and Maxterms) 2-3 Variable Theorems DeMorgan s Theorem

Number System conversions

Gate-Level Minimization

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

Chapter 2: Boolean Algebra and Logic Gates

Introduction to Digital Logic Missouri S&T University CPE 2210 Boolean Representations

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

DIGITAL ELECTRONICS & it0203 Semester 3

14:332:231 DIGITAL LOGIC DESIGN

CHAPTER 2 BOOLEAN ALGEBRA

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

EC-121 Digital Logic Design

BOOLEAN ALGEBRA TRUTH TABLE

Theorem/Law/Axioms Over (.) Over (+)

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Digital Circuit And Logic Design I. Lecture 3

Chapter 2 Boolean Algebra and Logic Gates

Chapter 5. Karnaugh Map and Minimization Procedures

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

1 Boolean Algebra Simplification

Digital Design 2. Logic Gates and Boolean Algebra

Chapter 2: Switching Algebra and Logic Circuits

Review for Test 1 : Ch1 5

Transcription:

Objectives: 1. Deriving of logical expression form truth tables. 2. Logical expression simplification methods: a. Algebraic manipulation. b. Karnaugh map (k-map). 1. Deriving of logical expression from truth tables Definitions: Literal: Non-complemented or complemented version of a variable ( or ). Product term: a series of literals related to one another through the AND operator (Example: ). Sum term: A series of literals related to one another through the OR operator (Example:( ). SOP form: (Sum of-products form): The logic-circuit simplification require the logic expression to be in SOP form, for example: POS form (product-of-sum form): This form sometimes used in logic circuit, example: The methods of circuit simplification and design that will be used are based on SOP form.

Canonical and standard form Product terms that consist of the variables of function are called "Canonical product terms" or "Minterms ". The term is a minterm in a three variable logic function, but will be a non-minterm in a four variable logic function. Sum terms which contain all the variables of a Boolean function are called "Canonical sum terms" or Maxterms". Example: is a maxterm in a three variable logic function. for two variables and, there are four combination: called minterms or standard products Minterm 0 0 0 1 1 0 1 1 for variables there are minterms Example: minterms and maxterms for 3 variables: inputs Minterm Designation Maxterm Designation 0 0 0 m0 M0 0 0 1 m1 M1 0 1 0 m2 M2 0 1 1 m3 M3 1 0 0 m4 M4 1 0 1 m5 M5 1 1 0 m6 M6 1 1 1 m7 M7 Two important properties: Any Boolean function can be expressed as a sum of minterms. Any Boolean function can be expressed as a product of minterms.

Example: Majority function: (for 3 variables) Output is one whenever majority of inputs is 1 inputs Output Minterms F SOP Form 0 0 0 0 ------ 0 0 1 0 ------ 0 1 0 0 ------ 0 1 1 1 1 0 0 0 ------ 1 0 1 1 1 1 0 1 1 1 1 1 Four product terms, because, there are 4 rows with a 1 output. Final expression: inputs Output Maxterms F POS Form 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 ------ 1 0 0 0 1 0 1 1 ------ 1 1 0 1 ------ 1 1 1 1 ------ Final expression: Four sum terms, because, there are 4 rows with a 0 output. Derivation of logical expression form truth tables Sum-of-product (SOP) form. Product-of- sums (POS) form. o SOP form : Summary

Write an AND term for each input combination that produces a 1 output. Write the variable if its value is 1, complement otherwise. OR the AND terms to get the final expression. 2. logical expression simplification methods: Two basic methods: a) Algebraic manipulation: Use Boolean laws to simplify the expression: (difficult to use and don t know if you have the simplified form. b) Karnaugh map (k-map) method: Graphical method. Ease to use. Can be used to simplify logical expressions with a few variables. a) Algebraic manipulation Example 1: Design a logic circuit that has three inputs,, and and whose output will be high only when a majority of the input are high.(complete design procedure). Step 1: set up the truth table (see previous section) Step 2: write the AND term for each case where the output is a 1 :( see previous section) Step 3: write the sum-of-products expression for the output Step 4: simplify the output expression Find the common term(s): Use the common term ( -common term. ) to factor with other terms: Factoring the appropriate pairs of terms:

Step 5: implement the circuit for the final expression. A B C BC AC F BC AC AB AB Example 2: simplify the Boolean function. (Common term) (The result) Example 3: simplify the following Boolean function to a minimum number of literals. Example 4: simplify the expression.

(the expression is in SOP form) Example 5: simplify the expression. ( ) First, use Demorgan s theorem on the first term: Multiply, we get: ( ) ( ) then Check for the largest common factor between any two or more product terms: We get: 1 The result can be obtained with other choices Example 6: Find the complement of the following Boolean function:

Use Demorgan s theorem : ( ) ( ) ( )( ) It s not in standard form Example 7: Express the following function in a sum of minterms and product of maxterms. a) Sum of minterms: Multiply, we get: m6 m7 m3 m5 So, we can write:

inputs b) Sum of maxterms Using distributive law: In the Minterm 0 0 0 m0 0 0 0 1 m1 0 0 1 0 m2 0 0 1 1 m3 1 1 0 0 m4 0 1 0 1 m5 1 1 1 0 m6 1 1 1 1 m7 1 Sum of minterms z We get: o In o In o In We can write we need we need we need Substitute all of these term in,we get:

inputs Maxterm 0 0 0 0 M0 0 0 1 0 M1 0 1 0 0 M2 0 1 1 1 M3 1 0 0 0 M4 1 0 1 1 M5 1 1 0 1 M6 1 1 1 1 M7 Example 8: simplify the logic circuit shown in the following figure. A A B B C C AB AC A C Z ABC AB A C The output of the circuit is Using Demorgan s law and multiply out all terms:

SOP Form A B B C B C Z A( B C )