CS221: Digital Design. Indian Institute of Technology Guwahati

Similar documents
Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

Simplifying Logic Circuits with Karnaugh Maps

Karnaugh Map & Boolean Expression Simplification

Slides for Lecture 16

Karnaugh Maps Objectives

Chapter 2 Combinational Logic Circuits

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Unit 6. Quine-McClusky Method. Unit 6 1

Introduction to Karnaugh Maps

UNIT 5 KARNAUGH MAPS Spring 2011

CHAPTER III BOOLEAN ALGEBRA

Karnaugh Maps (K-Maps)

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Unit 2 Session - 6 Combinational Logic Circuits

CHAPTER III BOOLEAN ALGEBRA

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

14:332:231 DIGITAL LOGIC DESIGN

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Gate-Level Minimization

Lecture 4: Four Input K-Maps

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

211: Computer Architecture Summer 2016

Midterm1 Review. Jan 24 Armita

9.1. Unit 9. Implementing Combinational Functions with Karnaugh Maps or Memories

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Chapter 2 Combinational Logic Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Lecture 7: Karnaugh Map, Don t Cares

Digital Logic Design. Combinational Logic

K-map Definitions. abc

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Number System conversions

Karnaugh Maps for Combinatorial Logic CS 64: Computer Organization and Design Logic Lecture #12

CSE 140: Components and Design Techniques for Digital Systems

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Review Getting the truth table

CHAPTER 5 KARNAUGH MAPS

MODULAR CIRCUITS CHAPTER 7

CHAPTER 7. Exercises 17/ / /2 2 0

Optimizations and Tradeoffs. Combinational Logic Optimization

Review for Test 1 : Ch1 5

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

ELC224C. Karnaugh Maps

Systems I: Computer Organization and Architecture

DIGITAL ELECTRONICS & it0203 Semester 3

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

CSE 140 Midterm I - Solution

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Spiral 1 / Unit 5. Karnaugh Maps

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Combinatorial Logic Design Principles

Section 1A. Introduction & Basic Principles. Engineering Areas

ECE 2300 Digital Logic & Computer Organization

1 Boolean Algebra Simplification

CPE100: Digital Logic Design I

DIGITAL LOGIC CIRCUITS

BHP BILLITON UNIVERSITY OF MELBOURNE SCHOOL MATHEMATICS COMPETITION, 2003: INTERMEDIATE DIVISION

Unit 3 Session - 9 Data-Processing Circuits

Unit 2 Boolean Algebra

T02 Tutorial Slides for Week 6

Chapter 2. Digital Logic Basics

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

UNIT 1. BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Chap 2. Combinational Logic Circuits

This form sometimes used in logic circuit, example:

CPE100: Digital Logic Design I

Combinational Logic. Course Instructor Mohammed Abdul kader

ECE 238L Boolean Algebra - Part I

Combinational Logic Design Combinational Functions and Circuits

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

L2: Combinational Logic Design (Construction and Boolean Algebra)

ENG2410 Digital Design Combinational Logic Circuits

CHAPTER 7. Solutions for Exercises

Minimization techniques

Digital Logic & Computer Design CS Professor Dan Moldovan Spring Copyright 2007 Elsevier 2-<101>

Lecture 22 Chapters 3 Logic Circuits Part 1

Digital Logic & Computer Design CS Professor Dan Moldovan Spring 2010

Combinational Logic. Review of Combinational Logic 1

CS470: Computer Architecture. AMD Quad Core

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Written exam for IE1204/5 Digital Design with solutions Thursday 29/

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 2 Circuit Optimization

MC9211 Computer Organization

Digital Logic Appendix A

Lecture (02) NAND and NOR Gates

CS221: Digital Design. Indian Institute of Technology Guwahati

WEEK 3.1 MORE ON KARNAUGH MAPS

INTRO TO I & CT. (Boolean Algebra and Logic Simplification.) Lecture # By: Department of CS & IT.

L2: Combinational Logic Design (Construction and Boolean Algebra)

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

Contents. Chapter 3 Combinational Circuits Page 1 of 36

Working with Combinational Logic. Design example: 2x2-bit multiplier

Combinational Logic Design/Circuits

Transcription:

CS221: Digital Design KMap LogicMinimizationContd.. Minimization Dr. A. Sahu DeptofComp.Sc.&Engg. Indian Institute of Technology Guwahati 1

Outline Karnoughmap simplification 4 variable karnaughmap Don t care condition Algorithm for better grouping Karnaughmapwith>=5variable 2

4 Variable KarnaughMap CD AB 00 01 11 10 00 m0 m1 m3 m2 01 m4 m5 m7 m6 11 m12 m13 m15 m14 10 m8 m9 m11 m10 CD AB 00 01 11 10 00 0 0 0 1 01 1 1 1 1 11 1 1 1 1 10 0 1 0 0 A CD B AC D F = AC D + A CD + B Note the row and column orderings. Required for adjacency

FindaPOSSolution Solution AB A D CD 00 01 11 10 00 1 0 0 1 A B 01 0 0 0 0 11 1 1 1 1 10 1 1 1 0 AB CD F = A D + A B + AB CD F = (A+D)(A+B )(A +B+C +D) Find solutions to groups of 0 s to find F Invert to get F then use DeMorgan s

Don tcare Adon't care termis an input to a function that the designer does not care about Because that input would never happen Example: BCD number(0 9 9, A F)are4 bits, dont don tcare about input A F Supposeasystemhave5typeofinput a system 5 type of Unfortunately we can t have 2 input line Make 3 input line and last 3 sequence as don t care S0, S1, S2,S3,S4, X,X,X == > 000, 001.,111 5

DealingWithDon tcares Don t F = Σm(1, 3, 7) + Σd(0, 5) A A B C+AB C+ A BC+ABC BC 0 1 00 x 0 01 1 x 11 1 1 = C 10 0 0 F=C Circle the x s sthat help get bigger groups of 1 s Don t circle the x s that don t

7SegmentDisplay a f b g e d c 7

f a g b ActivationofLEDs of e d c 0 : a,b,c,d,e,f 1: bc b,c 2:a,b,g,e,d 3:a,b,g,c,d 4:f,g,b,c 5:a,f,g,c,d 5f 6:a,f,g,c,d,e 7:a,b,c 8:a,b,c,d,e,f,g 9abcdfg 9:a,b,c,d,f,g 8

BCDto7SegmentDisplay Display BCDare4bit Design a decoder to drive 7 segment LED BCD input W X Y Z Decoder A B C D E F G 9

PrimeImplicants Agroupofoneormore1 swhichareadjacent of one or 1s adjacent and can be combined on a KarnaughMap is calledanimplicant an implicant. The biggestgroup of 1 s which can be circled tocoveragiven1iscalledaprimeimplicant is called a implicant. They are the only implicantswe care about.

PrimeImplicants AB CD 00 01 11 10 00 0 0 0 1 01 0 0 1 1 11 0 1 1 1 10 0 1 1 1 Prime Implicants Non-prime Implicants Are there any additional prime implicants in the map that are not shown above?

AB All The Prime Implicants CD 00 01 11 10 00 0 0 0 1 Prime Implicants 01 0 0 1 1 11 0 1 1 1 10 0 1 1 1 When looking for a minimal solution only circle prime implicants A minimal solution will never contain non-prime implicants

Essential Prime Implicants AB Not all prime implicants CD 00 01 11 10 are required 00 0 0 0 1 01 0 0 1 1 11 0 1 1 1 10 0 1 1 1 A prime implicant which is the only cover of some 1 is essential a minimal solution requires it. Essential Prime Implicants Non-essential Prime Implicants

A Minimal Solution Example AB CD 00 01 11 10 00 0 0 0 1 F = AB + BC + AD Minimum 01 0 0 1 1 11 0 1 1 1 q 10 0 1 1 1 Not required

Another Example AB CD 00 01 11 10 00 1 0 0 1 01 1 1 0 0 11 1 1 1 0 10 1 0 0 1

AnotherExample AB CD 00 01 11 10 00 1 0 0 1 01 1 1 0 0 F = 11 1 1 1 0 A B is not required Every one one of its locations is covered by multiple implicants 10 1 0 0 1 ocat o s s cove ed by A D + BCD + B D Minimum After choosing essentials, everything is covered

Finding the Minimum Sum of Products 1. Find each essentialprime implicant and include it in the solution. 2. Determine if any mintermsare not yet covered. 3.Findtheminimal#ofremaining prime implicantswhich finish the cover.

Yet Another Example (Use of non essential primes) AB CD 00 01 11 10 00 1 1 0 0 01 0 0 1 1 11 1 1 1 1 10 1 1 0 0

Yet Another Example (Use of non essential primes) AB A C CD 00 01 11 10 00 1 1 0 0 01 0 0 1 1 11 1 1 1 1 10 1 1 0 0 AD CD Essentials: A D and AD Non essentials: A C and CD Solution: A D + AD + A C or A D + AD + CD A D

5 Variable KarnaughMap BC DE 00 01 11 10 00 m0 m4 m12 m8 01 m1 m5 m13 m9 11 m3 m7 m15 m11 10 m2 m6 m14 m10 BC DE 00 01 11 10 00 m16 m20 m28 m24 01 m17 m21 m29 m25 11 m19 m23 m31 m27 10 m18 m22 m30 m26 This is the A=0 plane This is the A=1 plane The planes are adjacent to one another (one is above the other in 3D)

SomeImplicantsina5 Variable a KMap BC DE 00 01 11 10 00 1 1 1 1 01 0 0 0 0 11 0 0 1 0 BC DE 00 01 11 10 00 1 1 1 1 01 0 0 0 0 11 1 0 0 1 10 1 0 1 0 D E 10 1 0 0 0 A=0 A BCD A=1 AB C D ABC DE B C DE Some of these are not prime

5 Variable KMapExample Find the minimum sum-of-products for: F = Σ m (0,1,4,5,11,14,15,16,17,20,21,30,31),,,,,,,,,,, BC DE 00 01 11 10 00 01 BC DE 00 01 11 10 00 01 11 11 10 10 A=0 A=1

5 Variable KMapExample Find the minimum sum-of-products for: F=Σ Σ m(0145111415161720213031) (0,1,4,5,11,14,15,16,17,20,21,30,31),,,,,,,,,,, BC BC DE 00 01 11 10 DE 00 01 11 10 00 1 1 0 0 00 1 1 0 0 01 1 1 0 0 11 0 0 1 1 10 0 0 1 0 01 1 1 0 0 11 0 0 1 0 10 0 0 1 0 A=0 A=1 F = B D + BCD + A BDE

CD 6 Variable KarnaughMap CD EF 00 01 11 10 00 m0 m4 m12 m8 AB=00 01 m1 m5 m13 m9 11 m3 m7 m15 m11 10 m2 m6 m14 m10 CD EF 00 01 11 10 AB=01 00 m16 m20 m28 m24 01 m17 m21 m29 m25 11 m19 m23 m31 m27 10 m18 m22 m30 m26 EF 00 01 11 10 00 m32 m36 m44 m40 01 m33 m37 m45 m41 11 m35 m39 m47 m43 10 m34 m38 m46 m42 CD EF 00 01 11 10 00 m48 m52 m60 m56 01 m49 m53 m61 m57 11 m51 m55 m63 m59 10 m50 m54 m62 m58 AB=10 AB=11

CD EF 00 01 11 10 00 0 0 0 0 CD EF 00 01 11 10 00 1 0 0 0 AB=00 01 0 0 0 0 11 0 0 1 0 01 1 0 0 0 11 1 0 1 0 AB=10 10 0 0 0 0 10 1 0 0 0 CD CD EF 00 01 11 10 00 0 0 0 0 EF 00 01 11 10 00 1 0 0 0 AB=01 01 0 0 0 0 11 0 0 1 0 01 1 0 0 0 11 1 0 1 0 AB=11 10 0 0 0 0 10 1 0 0 0 Solution = AC D + CDEF = AC D = CDEF

KMapSummary AKmapissimplyafoldedtruthtable simply a table where physical adjacency implies logical adjacency KMaps are most commonly used hand method for logic minimization KMapshaveotherusesforvisualizingBoolean visualizing equations youmayseesomelater. some

Thanks 27