IL33290 TECHNICAL DATA. ISO K Line Serial Link Interface

Similar documents
BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

PI4GTL bit bidirectional low voltage translator

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

SGM800 Low-Power, SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

High Speed MOSFET Drivers

The IK642B is a bi-polar integrated circuit designed for the wiper application in the automotive market. It includes wipe, wash and internal mode.

SGM48000/1/2 High Speed, Dual Power MOSFET Drivers

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications

Data Sheet, Rev. 4.0, April 2008 TLE6250. High Speed CAN-Transceiver. Automotive Power

Dual JK Flip-Flop IW4027B TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE. Rev. 00

Quad 2-Input Data Selectors/Multiplexer High-Performance Silicon-Gate CMOS

9A HIGH-SPEED MOSFET DRIVERS

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

TOPFET high side switch

Programmable Timer High-Performance Silicon-Gate CMOS

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

8-BIT SERIAL-INPUT/PARALLEL-OUTPUT SHIFT RESISTER High-Performance Silicon-Gate CMOS

ILX485 Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers

USB1T20 Universal Serial Bus Transceiver

SN74LS153D 74LS153 LOW POWER SCHOTTKY

Octal 3-State Noninverting Transparent Latch

Low Voltage 2-1 Mux, Level Translator ADG3232

KK74HC221A. Dual Monostable Multivibrator TECHNICAL DATA PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE

Quad 2-Input NAND Gate with Open-Drain Outputs High-Performance Silicon-Gate CMOS

8-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS

MM74C906 Hex Open Drain N-Channel Buffers

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Logic Diagram. Connection Diagram. Function Table (Each Latch)

MM74C14 Hex Schmitt Trigger

Period/Frequency Output

USB1T11A Universal Serial Bus Transceiver

MM74C14 Hex Schmitt Trigger

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch

RP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

Hex 3-State Noninverting Buffer with Common Enables High-Performance Silicon-Gate CMOS

with Manual Reset and Watchdog Timer

MM74HC251 8-Channel 3-STATE Multiplexer

SGM802 Low-Power, SC70/SOT µp Reset Circuit with Capacitor-Adjustable Reset Timeout Delay

MM74HC151 8-Channel Digital Multiplexer

MM74HC373 3-STATE Octal D-Type Latch

Data Sheet, Rev. 1.0, June 2007 BTM7700G. TrilithIC. Automotive Power

Data Sheet, Rev. 1.0, May 2007 BTM7740G. TrilithIC. Automotive Power

MM74HC154 4-to-16 Line Decoder

Presettable Counters High-Performance Silicon-Gate CMOS

CD4028BC BCD-to-Decimal Decoder

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4021BC 8-Stage Static Shift Register

IN74HC05A Hex Inverter with Open-Drain Outputs

MC10ELT22, MC100ELT V Dual TTL to Differential PECL Translator

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS

SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

74LS195 SN74LS195AD LOW POWER SCHOTTKY

MM74HC573 3-STATE Octal D-Type Latch

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

TLF80511EJ. Data Sheet. Automotive Power. Low Dropout Linear Fixed Voltage Regulator TLF80511EJV50 TLF80511EJV33. Rev. 1.

SGM48753 CMOS Analog Switch

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74HC374 3-STATE Octal D-Type Flip-Flop

5-V Low Drop Fixed Voltage Regulator TLE 4299

2 Input NAND Gate L74VHC1G00

DG211. Features. SPST 4-Channel Analog Switch. Part Number Information. Functional Block Diagrams. Pinout. Data Sheet December 21, 2005 FN3118.

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS

CD40106BC Hex Schmitt Trigger

Dual D Flip-Flop with Set and Reset

Low-Voltage Analog Temperature Sensors in SC70 and SOT23 Packages

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

SN74LS151D LOW POWER SCHOTTKY

Logic Configuration Part Number Package Type Packing Method Quantity. IX4423N 8-Pin SOIC Tube 100 IX4423NTR 8-Pin SOIC Tape & Reel 2000

Silicon Protection Arrays SCR Diode Array for ESD and Transient Overvoltage Protection. SP725 Lead-Free/Green Series. RoHS Pb GREEN.

MM74HC157 Quad 2-Input Multiplexer

NTE40194B Integrated Circuit CMOS, 4 Bit Bidirectional Universal Shift Register

Dual J-K Flip-Flop with Set and Reset

Datasheet, Rev. 1.0, July 2008 BTM7710GP. TrilithIC. Automotive Power

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MAX14753 V DD INA0 INA1 INA2 INA3 OUT INB0 INB1 INB2 INB3

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

CD4528BC Dual Monostable Multivibrator

60 V, 0.3 A N-channel Trench MOSFET

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

74LS393 Dual 4-Bit Binary Counter

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

CD54/74AC153, CD54/74ACT153

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

3-Pin, Low-Power μp Reset Circuits MAX6800/MAX6801/ MAX6802. Benefits and Features. General Description. Typical Operating Circuit.

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

UNISONIC TECHNOLOGIES CO., LTD

1-OF-8 DECODER/DEMULTIPLEXER High-Speed Silicon-Gate CMOS

MM74HC244 Octal 3-STATE Buffer

MOCD223M Dual-channel Phototransistor Small Outline Surface Mount Optocouplers

MM74HCT138 3-to-8 Line Decoder

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

Transcription:

TECHNICAL DATA ISO K Line Serial Link Interface The IL33290 is a serial link bus interface device designed to provide bidirectional half-duplex communication interfacing in automotive diagnostic applications. It is designed to interface between the vehicle.s on-board microcontroller and systems offboard the vehicle via the special ISO K line. The IL33290 is designed to meet the Diagnostic Systems ISO9141 specification. The device s K line bus driver.s output is fully protected against bus shorts and overtemperature conditions. The IL33290 derives its robustness to temperature and voltage extremes by being built on a process, incorporating CMOS logic, bipolar/mos analog circuitry, and DMOS power FETs. Although the IL33290 was principally designed for automotive applications, it is suited for other serial communication applications. It is parametrically specified over an ambient temperature range of -40 C T A 125 C and 8.0 V V BB 18 V supply. The economical SO-8 surface-mount plastic package makes the IL33290 very cost effective. Features Designed to Operate Over Wide Supply Voltage of 8.0 to 18 V Ambient Operating Temperature of -40 to 125 C Interfaces Directly to Standard CMOS Microprocessors ISO K Line Pin Protected Against Shorts to Ground Thermal Shutdown with Hysteresis Maximum Transmission Speeds in Excess of 50 k Baud ISO K Line Pin Capable of High Currents ISO K Line Can Be Driven with up to 10 nf of Parasitic Capacitance 8.0 kv ESD Protection Attainable with Few Additional Components Standby Mode: No VBat Current Drain with V DD at 5.0 V Low Current Drain During Operation with V DD at 5.0 V IL33290

Pin Function Description 1. NC pins should not have any connections made to them. NC pins are not guaranteed to be open circuits.

Maximum Ratings All voltages are with respect to ground unless otherwise noted. 2. Device will survive double battery jump start conditions in typical applications for 10 minutes duration, but is not guaranteed to remain within specified parametric limits during this duration. 3. ESD data available upon request. 4. ESD1 testing is performed in accordance with the Human Body Model (C ZAP = 100 pf, R ZAP = 1500 Ω). 5. ESD2 testing is performed in accordance with the Machine Model (C ZAP = 200 pf, R ZAP = 0 Ω). 6. Nonrepetitive clamping capability at 25 C. 7. Lead soldering temperature limit is for 10 seconds maximum duration. * Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Static Electrical Characteristics Characteristics noted under conditions of 4.75 V V DD 5.25 V, 8.0 V V BB 18 V, -40 C T C 125 C, unless otherwise noted. 8. When I BB transitions to >100 µa. 9. When I BB transitions to <100 µa. 10. Enable pin has an internal current pull-down equivalent to greater than 50 kω. 11. Measured by ramping T X down from 0.7 V DD and noting T X value at which ISO falls below 0.2 V BB. 12. Measured by ramping T X up from 0.3 V DD and noting the value at which ISO rises above 0.9 V BB. 13. Tx pin has internal current pull-up equivalent to greater than 50 kω. Pull-Up current measured with T X pin at 0.7 V DD. 14. Thermal Shutdown performance (T LIM ) is guaranteed by design but not production tested.

Static Electrical Characteristics (continued) Characteristics noted under conditions of 4.75 V V DD 5.25 V, 8.0 V V BB 18 V, -40 C T C 125 C, unless otherwise noted. 15. ISO ramped from 0.8 V BB to 0.4 V BB, Monitor RX, Value of ISO voltage at which R X transitions to 0.3 V DD. 16. ISO ramped from 0.4 VBB to 0.8 V BB, Monitor RX, Value of ISO voltage at which R X transitions to 0.7 V DD. 17. Input Hysteresis, V Hys(ISO) = V IH(ISO) - V IL(ISO). 18. ISO has internal current limiting.

Dynamic Electrical Characteristics Characteristics noted under conditions of 4.75 V V DD 5.25 V, 8.0 V V BB 18 V, -40 C T C 125 C, unless otherwise noted. 19. Time required ISO voltage to transition from 0.8 V BB to 0.2 V BB. 20. Changes in the value of CISO affect the rise and fall time but have minimal effect on Propagation Delay. 21. Step T X voltage from 0.2 V DD to 0.8 V DD. Time measured from V IH(ISO) until V ISO reaches 0.3 V BB. 22. Step T X voltage from 0.8 V DD to 0.2 V DD. Time measured from V IL(ISO) until V ISO reaches 0.7 V BB.

Application Information

Package Dimensions D SUFFIX SOIC (MS - 012AA) -T- H 8 1 D A G 5 B 0.25 (0.010) M T C M 4 K P C SEATING PLANE J Symbol MIN MAX A 4.80 5.00 B 3.80 4.00 C 1.35 1.75 D 0.33 0.51 F 0.40 1.27 G H Dimension, mm J 0 8 NOTES: K 0.10 0.25 1. Dimensions A and B do not include mold flash or protrusion. M 0.19 0.25 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side P 5.80 6.20 for A; for B 0.25 mm (0.010) per side. R 0.25 0.50 R x 45 F M 1.27 5.72