Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

Similar documents
MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

MM74HC374 3-STATE Octal D-Type Flip-Flop

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LV373 Octal D-type transparent latch (3-State)

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC175 Quad D-Type Flip-Flop With Clear

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC175 Quad D-Type Flip-Flop With Clear

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

74LV74 Dual D-type flip-flop with set and reset; positive-edge trigger

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

8-bit binary counter with output register; 3-state

onlinecomponents.com

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

MM74HC573 3-STATE Octal D-Type Latch

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

74LV393 Dual 4-bit binary ripple counter

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

Synchronous 4 Bit Counters; Binary, Direct Reset

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CD74HC109, CD74HCT109

MM74C175 Quad D-Type Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD. Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Octal buffer/line driver (3-State)

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

74LVC573 Octal D-type transparent latch (3-State)

MM74HC373 3-STATE Octal D-Type Latch

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74ACT825 8-Bit D-Type Flip-Flop

UNISONIC TECHNOLOGIES CO., LTD U74HC164

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

Transcription:

C-POUND MI-M-38510/653 17 January 2006 SUPERSEDG MI-M-38510/653 15 January 1988 MIITRY SPECIFICTION MICROCIRCUITS, DIGIT, IG-SPEED CMOS, FIP-FOPS, MONOITIC SIICON, POSITIVE OGIC This specification is approved for use by all Departments and gencies of the Department of Defense. The requirements for acquiring the product herein shall consist of this specification sheet and MI-PRF 38535. 1. SCOPE Reactivated after 17 Jan. 2006 and may be used for new and existing designs and acquisitions. 1.1 Scope. This specification covers the detail requirements for monolithic silicon, high speed CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part or identifying number (P). For this product, the requirements of MI-M-38510 have been superseded by MI-PRF-38535 (see 6.3). 1.2 Part or identifying number (P). The P is in accordance with MI-PRF-38535 and as specified herein. 1.2.1 Device types. The device types are as follows: Device type Circuit 01 Dual JK flip-flop with clear 02 Dual D positive-edge triggered flip-flop with clear and preset 03 Dual JK negative-edge triggered flip-flop with clear 04 Dual JK positive-edge triggered flip-flop with clear and preset 05 Dual JK negative-edge triggered flip-flop with clear and preset 06 Quad D-type flip-flop with 3-state outputs and clear 07 ex D-type flip-flop with clear 08 Quad D-type flip-flop with clear 52 Dual D-type positive-edge triggered flip-flop with clear and preset, TT compatible inputs 1.2.2 Device class. The device class is the product assurance level as defined in MI-PRF-38535. 1.2.3 Case outlines. The case outlines are as designated in MI-STD-1835 and as follows: Outline letter Descriptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line D GDFP1-F14 or CDFP2-F14 14 Flat pack E GDIP1-T16 or CDIP2-T16 16 Dual-in-line F GDFP2-F16 or CDFP3-F16 16 Flat pack 2 CQCC1-N20 20 Square leadless chip carrier Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, TTN: DSCC-VC, P.O. ox 3990, Columbus, O 43218-3990, or email CMOS@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the SSIST Online database at http://assist.daps.dla.mil/. MSC N/ FSC 5962

MI-M-38510/653 1.3 bsolute maximum ratings. Supply voltage range (V CC )... -0.5 V dc to +7.0 V dc DC input voltage range (V )... -0.5 V dc to V CC + 0.5 V dc DC output voltage range (V )... -0.5 V dc to V CC + 0.5 V dc Clamp diode current (I IK, I OK )... ±20 m DC output current per pin (I )... ±25 m (±35 m for device type 06) DC V CC or current per pin (I CC, I )... ±50 m (±70 m for device type 06) Storage temperature range (T STG )... -65 C to +150 C Maximum power dissipation (P D ): Device types 01-05, 07, 08, 52... 300 mw Device type 06... 420 mw ead temperature (soldering, 10 seconds)... 300 C Thermal resistance, junction to case (θ JC )... See MI-STD-1835 Junction temperature (T J )... 175 C 1.4 Recommended operating conditions. Device types 01 to 08: Maximum input low voltage (V I )... 0.3 V at V CC = 2.0 V 0.9 V at V CC = 4.5 V 1.2 V at V CC = 6.0 V Minimum input high voltage (V I )... 1.5 V at V CC = 2.0 V 3.15 V at V CC = 4.5 V 4.2 V at V CC = 6.0 V Supply voltage range (V CC )... 2.0 V dc to 6.0 V dc Output voltage range (V )... 0.0 V to V CC Operating temperature range (T C )... -55 C to +125 C Maximum input rise and fall times (t r, t f ): V CC = 2.0 V... 1000 ns V CC = 4.5 V... 500 ns V CC = 6.0 V... 400 ns Width of clock pulse (t p clock) V CC = 4.5 V: Device types 01, 03, 04, 06, 07... 27 ns minimum Device types 02, 05... 30 ns minimum Device type 08... 24 ns minimum Width of clear pulse (t p clear): Device types 01, 02, 03, 04, 05, 06... 30 ns minimum Device types 07, 08... 24 ns minimum Width of preset pulse (t p preset): Device types 02, 04, 05... 30 ns minimum Data setup time before clock (t setup ): Device types 01-08... 30 ns minimum Clear or preset setup time before clock (t rem ): Device types 01, 03, 04, 05, 07, 08... 30 ns minimum Device type 02... 38 ns minimum Device type 06... 27 ns minimum old time (t hold ): Device types 01-08... 8 ns minimum 2

1.4 Recommended operating conditions Continued. Device type 52: MI-M-38510/653 Maximum input low voltage (V I )... 0.8 V at V CC = 4.5 V to 5.5 V Minimum input high voltage (V I )... 2.0 V at V CC = 4.5 V to 5.5 V Supply voltage range (V CC )... 4.5 V dc to 5.5 V dc Output voltage range (V )... 0.0 V dc to V CC Operating ambient temperature range (T )... -55 C to +125 C Width of clock pulse (t p clock)... 30 ns minimum Width of clear pulse (t p clear)... 30 ns minimum Width of preset pulse (t p preset)... 30 ns minimum Data setup time before clock (t setup )... 30 ns minimum t rem setup time before clock (t su clear or t su preset)... 38 ns minimum old time (t hold )... 3 ns minimum Input rise and fall times (t r, t f ): V CC = 4.5 V... 500 ns maximum 2. PPICE DOCUMENTS 2.1 General. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed. 2.2 Government documents. 2.2.1 Specifications and Standards. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DEPRTMENT OF DEFENSE SPECIFICTION MI-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for. DEPRTMENT OF DEFENSE STNDRDS MI-STD-883 - Test Method Standard Microcircuits. MI-STD-1835 - Interface Standard Electronic Component Case Outlines. (Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins venue, uilding 4D, Philadelphia, P 19111-5094.) 2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 3

MI-M-38510/653 3. REQUIREMENTS 3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4). 3.2 Item requirements. The individual item requirements shall be in accordance with MI-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MI-PRF-38535 and herein. 3.3.1 ogic diagrams and terminal connections. The logic diagrams and terminal connections shall be as specified on figure 1. 3.3.2 Truth tables. The truth tables shall be as specified on figure 2. 3.3.3 Switching test circuit and waveforms. The switching test circuit and waveforms shall be as specified on figure 3. 3.3.4 Schematic circuits. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity or preparing activity upon request. 3.3.5 Case outlines. The case outlines shall be as specified in 1.2.3 and MI-STD-1835. 3.4 ead material and finish. The lead material and finish shall be in accordance with MI-PRF-38535 (see 6.6). 3.5 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended ambient operating temperature range. 3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III. 3.7 Marking. Marking shall be in accordance with MI-PRF-38535. 3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 38 (see MI-PRF-38535, appendix ). 4. VERIFICTION 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MI-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 4.2 Screening. Screening shall be in accordance with MI-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply: a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MI-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review oard (TR) in accordance with MI-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MI-STD-883. b. Delete the sequence specified as interim (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of table I of MI-PRF-38535 and substitute lines 1 through 7 of table II herein. c. urn-in (method 1015 of MI-STD-883). 4

MI-M-38510/653 (1) Unless otherwise specified in the manufacturers QM plan for static tests (test condition ), ambient temperature (T ) shall be +125 C minimum. Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class devices. i. For static burn-in I, all inputs shall be connected to. Outputs shall be open or connected to V CC /2. Resistors are optional on outputs if open. Resistors are required on inputs and on outputs connected to V CC /2. R = 470Ω to 47 kω. ii. For static burn-in II, all inputs shall be connected through a resistor to V CC. Outputs shall be open or connected to V CC /2. Resistors are optional on outputs if open. Resistors are required on inputs and on outputs connected to V CC /2. R = 470Ω to 47 kω. (2) Unless otherwise specified in the manufacturers QM plan for dynamic test (test condition D), ambient temperature shall be +125 C minimum. Test duration shall be in accordance with table I of method 1015. i. For dynamic burn-in, the generator shall be connected to the clock and J K or D (depending on device type) inputs and reset shall be connected to clock/2. Outputs shall be connected to V CC /2 +0.5 V through the resistors. R = 680Ω to 1 kω for outputs, 470Ω to 47 kω for inputs. ii. CP = 25 kz to 1 Mz square wave; duty cycle = 50% ±15%; V I = 4.5 V to V CC ; V I = 0.0 V ±0.5 V; transition time 0.5 µs. iii. V CC = 6.0 V +0.0 V, -0.5 V. V CC = 5.5 V +0.0 V, -0.5 V for device type 52. d. Interim and final electrical test parameters shall be as specified in table II. e. For class S devices, post dynamic burn-in, or class devices, post static burn-in, electrical parameter measurements may, at the manufacturer s option, be performed separately or included in the final electrical parameter requirements. 4.2.1 Percent defective allowable (PD). a. The PD for class S devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in. b. Static burn-in I and II failure shall be cumulative for determining the PD. c. The PD for class devices shall be in accordance with MI-PRF-38535 for static burn-in. Dynamic burn-in is not required. d. Those devices whose measured characteristics, after burn-in, exceed the specified delta ( ) limits or electrical parameter limits specified in table III, subgroup 1, are defective and shall be removed from the lot. The verified failures divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PD. 5

igh-level output voltage ow-level output Voltage MI-M-38510/653 TE I. Electrical performance characteristics. Test Symbol Conditions T C = +125 C V O1 2/ V O2 2/ V O3 V O4 2/ V O5 V O6 V O7 V O1 2/ V O2 2/ V O3 V O4 2/ V O5 unless otherwise specified V I = 1.5 V; V I = 0.3 V I O = -20 µ V I = 3.15 V; V I = 0.9 V I O = -20 µ V I = 4.2 V; V I = 1.2 V I O = -20 µ V I = 3.15 V; V I = 0.9 V I O = -4.0 m V I = 4.2 V V I = 1.2 V I O = -5.2 m Device type V CC imits Min Max Unit ll 2.0 V 1.95 V ll 4.5 V 4.45 V ll 6.0 V 5.95 V ll 4.5 V 3.7 V 01,02 03,04 05,07,08 I O = -7.8 m 06 V I = 2.0 V; V I = 0.8 V I O = -20 µ V I = 2.0 V; V I = 0.8 V I O = -4.0 m V I = 0.3 V; V I = 1.5 V I O = 20.0 µ V I = 0.9 V; V I = 3.15 V I O = 20.0 µ V I = 1.2 V; V I = 4.2 V I O = 20.0 µ V I = 0.9 V; V I = 3.15 V I O = 4.0 m V I = 1.2 V V I = 4.2 V I O = 5.2 m 6.0 V 5.2 V 52 4.5 V 4.40 V 52 5.5 V 3.70 V ll 2.0 V 0.05 V ll 4.5 V 0.05 V ll 6.0 V 0.05 V ll 4.5 V 0.4 V 01,02 03,04 05,07,08 6.0 V 0.4 V I O = 7.8 m 06 V O6 V I = 0.8 V; V I = 2.0 V 52 4.5 V 0.05 V I O = 20 µ V O7 V I = 0.8 V; V I = 2.0 V 52 5.5 V 0.4 V I O = 4.0 m Positive input clamp V IC+ I = 1 m ll 1.5 V voltage Negative input clamp V IC- I = -1 m ll OPEN -1.5 V voltage Input current low I I V = 01-08 6.0 V -0.1 µ 52 5.5 V Input current high I I V = V CC 01-08 6.0 V 0.1 µ 52 5.5 V See footnotes at end of table. 6

Short circuit output current dditional supply current quiescent per input pin (one unit load) Quiescent supply current MI-M-38510/653 TE I. Electrical performance characteristics Continued. Test Symbol Conditions T C = +125 C I OS1 2/ I OS2 2/ I OS3 2/ I OS4 I OS5 2/ I CC 3/ I CC unless otherwise specified V O = V I = For all inputs, V I = 0.4 V and V I = 2.4 V Test pin at V = 2.4 V When not being tested, control pins at V I = V CC and V I = I O = 0 µ V = 6.0 V Device type 01-05 07,08 06 01-05 07,08,52 06 01-05 07,08 06 01-05 07,08,52 06 V CC 2.0 V -2 4.5 V -15 6.0 V -25 4.0 V -10 imits Min Max -50-60 -150-165 -180-210 -120-135 52 5.5 V -25-180 Unit m 52 5.5 V 3.0 m 01-05 52 06-08 6.0 V I CCZ V = 6.0 V 06 6.0 V 10 µ 15 20 µ Three-state output leakage current low Three-state output leakage current high Control input capacitance I OZ I OZ V = OC = V I V = V CC OC = V I 06 6.0 V -2.0 µ 06 6.0 V +2.0 µ C C ll 15 pf Input capacitance C I ll 10 Three-state output capacitance C O 06 6.0 V 20 Power dissipation C PD 01 30 capacitance 2/ 02-05 35 06 29 07 38 08 65 52 30 Maximum clock f MX C = 50 pf ± 10% 01,03 4.5 V 23 frequency 6/ 04,06 07 02,05 21 52 08 26 pf Mz See footnotes at end of table. 7

MI-M-38510/653 TE I. Electrical performance characteristics Continued. Test Symbol Conditions T C = +125 C Propagation delay time, low to high level, CK to Q Propagation delay time, high to low level, CK to Q Propagation delay time, low to high level, CK or PRE to Q or Q Propagation delay time, high to low level, CK or PRE to Q or Q Enable time to high or low level Disable time to high or low level Transition time, low to high level or high to low level t P1 t P1 t P2 t P2 t PZ or t PZ t PZ or t PZ t T or t T unless otherwise specified C = 50 pf ± 10% 8/ Device type V CC imits Min Max 02,04 4.5 V 5 41 05,52 01-03 5 40 06 6 47 07 5 42 08 4 41 02,04 5 41 05,52 01-03 5 40 06 6 47 07 5 42 08 4 41 01,05 6 43 02 5 54 03 6 51 04 6 54 08 4 43 52 5 47 01,05 6 43 02 5 54 03 6 51 04 6 54 06 5 41 07 5 42 08 4 43 52 5 47 06 5 35 06 5 35 01-05 07,08,52 06 3 20 2 16 Unit ns Complete terminal conditions shall be as specified in table III. 2/ Guaranteed but not tested. 3/ Total supply current = I CC + I CC. I OZ sets internal D flip-flops to high state. I OZ sets internal D flip-flops to low state. Power dissipation capacitance (C PD ) per flip-flop. 6/ See the formula for determining maximum frequencies shown in table I. Tested at V CC = 4.5 V at +125 C for sample testing and V CC = 4.5 V and +25 C for screening. Guaranteed at other V CC voltages and temperatures. See tables I and I (as appropriate) and the exception in 4.4.1d. 8/ For propagation and transition delay times at V CC = 2.0 V, increase limit by a factor of 5. For propagation and transition delay times at V CC = 6.0 V, decrease limit by a factor of 0.85. 8

MI-M-38510/653 TE I. Calculated f MX at -55 C /+25 C case temperature. V CC 2.0 V 4.5 V 6.0 V +125 C 0.2X X = 1 1.18X T C -55 C /+25 C 0.2Y 1.33X = Y 1.18Y NOTE: Normalized numbers (+125 C = 1). The 2.0 V and 6.0 V numbers are derived from their 4.5 V integer value (rounding off according 4). TE I. Calculated dynamic values at 55 C/+25 C, case temperature. V CC 2.0 V 4.5 V 6.0 V +125 C 5 1 0.85 T C -55 C or +25 C 5 x 0.75 0.75 0.85 x 0.75 NOTE: Normalized numbers (+125 C = 1). The 2.0 V and 6.0 V numbers are derived from their 4.5 V integer value (rounding off according 4). 9

ine no. MI-PRF-38535 test requirements Ref. par. MI-M-38510/653 Class S device Class device Table III Table IV Ref. Table III subgroups delta limits par. subgroups 2/ 3/ 2/ 1 1 Table IV delta 3/ 1 Interim electrical parameters 2 Static burn-in I 4.2c Req d Not req d (method 1015) 4.5.2 3 Same as line 1 1* 4 Static burn-in II 4.2c Req d 4.2c (method 1015) 4.5.2 4.5.2 req d 5 Same as line 1 4.2e 1* 4.2e 1* 6 Dynamic burn-in 4.2c Req d Not req d (method 1015) 4.5.2 7 Same as line 1 4.2e 1 8 Final electrical * 1, 2, 3, 7, 8, 1*, 2, 7, 9 parameters 9 9 Group test 4.4.1 1, 2, 3, 4, 7, 4.4.1 1, 2, 3, 4, 7, 8, requirements 8, 9, 10, 11 9, 10, 11 10 Group test 4.4.2 1, 2, 3, 7, 8, when using 9, 10, 11 method 5005 QCI option 11 Group C endpoint electrical parameters 12 Group D endpoint electrical parameters 4.4.2 1, 2, 3, 7, 8, 9, 10, 11 lank spaces indicate tests are not applicable. 2/ * indicates PD applies to subgroup 1 (see 4.2.1). 4.4.3 1, 2 4.4.4 1, 2, 3 4.4.4 1, 2 3/ indicates delta limits shall be required only on table III subgroup 1, where specified, and the delta values shall be computed with reference to the previous interim electrical parameters. The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias); or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). 10

MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views). 11

MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views) Continued. 12

MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views) Continued. 13

MI-M-38510/653 FIGURE 1. ogic diagrams and terminal connections (top views) Continued. 14

MI-M-38510/653 Device type 01 Inputs Outputs CR CK J K Q Q X X X Q0 Q0 Toggle X X Q0 Q0 Device types 02 and 52 Inputs Outputs PRE CR CK D Q Q X X X X X X * * X X Q0 Q0 Device type 03 Inputs Outputs CR CK J K Q Q X X X Q0 Q0 Toggle X X Q0 Q0 Device type 04 Inputs Outputs PRE CR CK J K Q Q X X X X X X X X X * * Toggle Q0 Q0 X X Q0 Q0 * = This configuration is nonstable X = Pins have no effect on output = igh level voltage = ow level voltage = ow-to-high transition of the clock = igh-to-low transition of the clock Q0 (Q0) = The level of Q (Q) before the indicated steady-state input conditions were established FIGURE 2. Truth tables. 15

MI-M-38510/653 Device type 05 Inputs Ouputs PRE CR CK J K Q Q X X X X X X X X X * * Q0 Q0 Toggle X X Q0 Q0 Device type 06 Inputs Data enable Data Output CR CK E1 E2 D Q X X X X X X X Q0 X X Q0 X X Q0 For device type 06: When either OE1 or OE2 (or both) is (are) high, the output is disabled to the high-z state; however, sequential operation of the flip-flops is not affected. Device type 07 Inputs Output CR CK D Q X X X Q0 Device type 08 Inputs Outputs CR CK D Q Q X X X Q0 Q0 * = This configuration is nonstable X = Pins have no effect on output = igh level voltage = ow level voltage = ow-to-high transition of the clock = igh-to-low transition of the clock Q0 (Q0) = The level of Q (Q) before the indicated steady-state input conditions were established FIGURE 2. Truth tables Continued. 16

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t setup 30ns; t hold 8 ns; t p (data) 38 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10 % (includes test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 01). 17

MI-M-38510/653 NOTES: 1. CER pulses dominate regardless of the state of the other inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (clear) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (includes test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 01) Continued. 18

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 30 ns. 2. Data input pulse characteristics: : t r = t f 6 ns; t p (data) 38 ns; (for device type 52), t p (data) 33 ns; t setup 30 ns; t hold 8 ns. (for device type 52), t hold 3 ns; PRR 1 Mz. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 24 ns; PRR 21 Mz. 4. C = 50 pf ±10% (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. The input signal(s) for CT device type 52 will be 0 V to 3 V; however, the 50 % V CC measuring point is 1.3 V for input and output. 6. t T = t T1 t T2 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device types 02 and 52) - Continued. 19

MI-M-38510/653 NOTES: 1. CER and PRESET pulses are active low and dominate regardless of the state of the clock and data inputs. 2. CER or PRESET input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) = t p (PRESET) 30 ns; t REM 38 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. While testing the CER input at a logic 0 level, PRESET will have a logic 1 level applied. While testing the PRESET input at a logic level 0, CER will have a logic 1 applied. 5. Voltage measurements are to be made with respect to the network ground terminal. The input signal(s) for CT device type 52 will be 0 V to 3 V; however, the 50 % measurements point is 1.3 V for inputs and outputs. FIGURE 3. CER switching test circuit and waveforms (device types 02 and 52) - Continued. 20

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t p (J or K) 38 ns; t hold 8 ns; t setup 30 ns; PRR 1 Mz. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10% (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 03) - Continued. 21

MI-M-38510/653 NOTES: 1. CER pulses dominate regardless of the state of the other inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place the output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 03) - Continued. 22

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t p (J or K) 38 ns; t hold 8 ns; t setup 30 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10% (including jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 04) - Continued. 23

MI-M-38510/653 NOTES: 1. CER and PRESET pulses are active low and dominate regardless of the state of the other inputs. 2. CER and PRESET input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) = t p (PRESET) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. May be pulsed prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER and PRESET switching test circuit and waveforms (device type 04) - Continued. 24

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 30 ns. 2. J or K input pulse characteristics: t r = t f 6 ns; t p (J or K) 38 ns; t hold 8 ns; t setup 30 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 24 ns; PRR 21 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T2 t T1 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 05) - Continued. 25

MI-M-38510/653 NOTES: 1. CER and PRESET pulses are active low and dominate regardless of the state of the other inputs. 2. CER and PRESET input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) = t p (PRESET) 30 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. May be pulsed prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER and PRESET switching test circuit and waveforms (device type 05) - Continued. 26

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. Data input pulse characteristics: t r = t f 6 ns; t p (data) 38 ns; t setup 30 ns; t hold 8 ns; PRR 1 Mz. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. t T = t T1 t T2 ; t T = t T2 - t T1. 6. Voltage measurements are to be made with respect to network ground terminal. FIGURE 3. Synchronous switching test circuit and waveforms (device type 06) - Continued. 27

MI-M-38510/653 NOTES: 1. OE1 and OE2 pulses are active low and one or both must be active to enable the outputs. 2. OE1 and OE2 input pulse characteristics are as follows: t r = t f 6 ns; t poe1 = t poe2 200 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. OE1 or OE2 does not affect the sequential operation of the flip-flop. 5. For t PZ and t PZ, a 1 kω resistor is connected between the output and the terminal. For t PZ and t PZ, a 1 kω resistor is connected between the output and the V CC terminal. V S1 = V O +0.1 V (V O -V O ). V S2 = V O 0.1 V (V O -V O ). FIGURE 3. Three-state switching test circuit and waveforms (device type 06) - Continued. 28

MI-M-38510/653 NOTES: 1. CER pulses are active high and dominate regardless of the state of the clock and data inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 30 ns; t REM 27 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 06) - Continued. 29

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 27 ns. 2. Data input pulse characteristics: t r = t f 6 ns; t p (data) 38 ns; t setup 30 ns; t hold 8 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 22 ns; PRR 23 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T1 t T2 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 07) - Continued. 30

MI-M-38510/653 NOTES: 1. CER pulses are active low and dominate regardless of the state of the clock and data inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 24 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place the output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 07) - Continued. 31

MI-M-38510/653 NOTES: 1. Clock input pulse characteristics: t r = t f 6 ns; t p (clock) 24 ns. 2. Data input pulse characteristics: t r = t f 6 ns; t p (data) 38 ns; t setup 30 ns; t hold 8 ns. 3. The clock input characteristics for f MX are as follows: t r = t f 6 ns; t p (clock) 19 ns; PRR 26 Mz. 4. C = 50 pf ±10 % (including test jig and probe capacitance). 5. Voltage measurements are to be made with respect to network ground terminal. 6. t T = t T1 t T2 ; t T = t T2 - t T1. FIGURE 3. Synchronous switching test circuit and waveforms (device type 08) - Continued. 32

MI-M-38510/653 NOTES: 1. CER pulses are active low and dominate regardless of the state of the clock and data inputs. 2. CER input pulse characteristics are as follows: t r = t f 6 ns; t p (CER) 24 ns; t REM 30 ns. 3. C = 50 pf ±10 % (including test jig and probe capacitance). 4. Clock pulse prior to test with inputs biased to place the output at the appropriate level for test. 5. Voltage measurements are to be made with respect to the network ground terminal. FIGURE 3. CER switching test circuit and waveforms (device type 08) - Continued. 33

34 TE III. Group inspection for device type 01. Symbol MI- Case Terminal conditions Measured Test limits Unit STD- 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 terminal Subgroup 1 Subgroup 2 Subgroup 3 883 method Cases C,D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 T C = +125 C T C = -55 C Test 1CK 1CR 1K V CC 2CK 2CR 2J 2K 1J no. V IC 1 1m 1CK 1.5 V (pos) 2 1m 1CR 3 1m 1K 4 1m 2CK 5 1m 2CR 6 1m 2J 7 1m 2K 8 1m 1J V IC 9-1m 1CK -1.5 (neg) 10-1m 1CR 11-1m 1K 12-1m 2CK 13-1m 2CR 14-1m 2J 15-1m 2K 16-1m 1J I CC 3005 17 18 2/ 2/ V CC V CC 0.15 0.15 15 15 µ µ V O3 3006 19-20µ 5.95 5.95 5.95 V 20-20µ 21 2/ -20µ 22 2/ -20µ 23 2/ -20µ 24 2/ -20µ V O5 3006 25-30 Same terminal conditions as specified above for V O3 except I O = -5.2 m 5.48 5.2 5.48 V O3 3007 31 20µ 0.05 0.05 0.05 32 20µ 33 2/ 20µ 34 2/ 20µ 35 2/ 20µ 36 2/ 20µ V O5 3007 37-42 Same terminal conditions as specified above for V O3 except I O = 5.2 m 0.26 0.4 0.26 I OS4 3011 43 3/ 4.0V 4.0V 4.0V -10-120 -10-120 -10-120 m 44 3/ 4.0V 4.0V 4.0V 45 3/ 4.0V 4.0V 46 3/ 4.0V 4.0V See footnotes at end of table. MI-M-38510/653

TE III. Group inspection for device type 01 Continued. 35 Symbol MI- STD- 883 method I I 3010 47 48 49 50 51 52 53 I I 3009 55 56 57 58 59 60 61 62 C I 3012 63 64 65 66 67 68 69 70 Truth table tests 6/ 3014 71 72 73 74 75 76 77 78 79 80 Case Terminal conditions 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 C,D Test no. 1CK 1CR 1K V CC 2CK 2CR 2J 2K 1J 54 Measured terminal 1CK 1CR 1K 2CK 2CR 2J 2K 1J 1CK 1CR 1K 2CK 2CR 2J 2K 1J 1CK 1CR 1K 2CK 2CR 2J 2K 1J ll outputs Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C.05 -.05 Subgroup 4 Min Max 10 Subgroup 7 0.1-0.1 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Unit µ pf MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 01 Continued. 36 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 C,D Test no. 1CK 1CR 1K V CC 2CK 2CR 2J 2K 1J 3014 81 82 83 84 85 86 87 88 89 90 91 92 93 3004 3004 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 10/ 10/ 10/ 10/ Measured terminal ll outputs 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 2CR to 1CR to 2CR to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 Subgroup 11 T C = +125 C T C = -55 C 31 23 31 5 6 3 30 32 15 5 6 3 40 43 20 5 6 3 30 32 15 Unit Mz ns MI-M-38510/653 See footnotes at end of table.

37 TE III. Group inspection for device type 02. Symbol MI- Case Terminal conditions Measured Test limits Unit STD- 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 terminal Subgroup 1 Subgroup 2 Subgroup 3 883 method Cases C,D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 T C = +125 C T C = -55 C Test 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR V CC no. V IC 1 1m 1CR 1.5 V (pos) 2 1m 1D 3 1m 1CK 4 1m 1PRE 5 1m 2PRE 6 1m 2CK 7 1m 2D 8 1m 2CR V IC 9-1m 1CR -1.5 (neg) 10-1m 1D 11-1m 1CK 12-1m 1PRE 13-1m 2PRE 14-1m 2CK 15-1m 2D 16-1m 2CR I CC 3005 17 18 V CC V CC 0.15 0.15 15 15 µ µ V O3 3006 19-20µ 5.95 5.95 5.95 V 20-20µ 21-20µ 22-20µ 23 2/ -20µ 24 2/ -20µ 25-20µ 2/ 26-20µ 2/ V O5 3006 27-34 Same terminal conditions as specified above for V O3 except I O = -5.2 m. 5.48 5.2 5.48 V O3 3007 35 20µ 0.05 0.05 0.05 36 20µ 37 20µ 38 20µ 39 2/ 20µ 40 2/ 20µ 41 20µ 2/ 42 20µ 2/ V O5 3007 43-50 Same terminal conditions as specified above for V O3 except I O = 5.2 m. 0.26 0.4 0.26 I OS4 3011 51 4.0V 4.0V -10-120 -10-120 -10-120 m 52 4.0V 53 4.0V 54 4.0V See footnotes at end of table. MI-M-38510/653

TE III. Group inspection for device type 02 Continued. 38 Symbol MI- STD- 883 method I I 3010 55 56 57 58 59 60 61 I I 3009 63 64 65 66 67 68 69 70 C I 3012 71 72 73 74 75 76 77 78 Truth table tests 6/ 3014 79 80 81 82 83 84 85 86 87 88 Case Terminal conditions 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 C,D Test no. 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR V CC 62 Measured terminal 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR ll outputs Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C.05 -.05 Subgroup 4 Min Max 10 Subgroup 7 0.1-0.1 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Unit µ pf MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 02 Continued. 39 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 C,D Test no. 1CR 1D 1CK 1PRE 2PRE 2CK 2D 2CR V CC 3014 89 90 91 92 93 94 95 3004 3004 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 Measured terminal ll outputs 1CK to 2CK to 1CK to 2CK to 1CK to 2CK to 1CK to 2CK to 1CR to 1PRE to 2CR to 2PRE to 1CR to 1PRE to 2CR to 2PRE to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 T C = +125 C Subgroup 11 T C = -55 C 28 21 28 5 3 31 41 15 5 3 41 54 20 5 3 31 41 15 Unit Mz ns MI-M-38510/653 See footnotes at end of table.

40 TE III. Group inspection for device type 03. Symbol MI- Case Terminal conditions Measured Test limits Unit STD- 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 terminal Subgroup 1 Subgroup 2 Subgroup 3 883 method Cases C,D 1 2 3 4 5 6 7 8 9 10 11 12 13 14 T C = +125 C T C = -55 C Test 1J 1K 2J 2CK 2CR 2K 1CK 1CR V CC no. V IC 1 1m 1J 1.5 V (pos) 2 1m 1K 3 1m 2J 4 1m 2CK 5 1m 2CR 6 1m 2K 7 1m 1CK 8 1m 1CR V IC 9-1m 1J -1.5 (neg) 10-1m 1K 11-1m 2J 12-1m 2CK 13-1m 2CR 14-1m 2K 15-1m 1CK 16-1m 1CR I CC 3005 17 18 2/ 2/ V CC V CC 0.15 0.15 15 15 µ µ V O3 3006 19-20µ 5.95 5.95 5.95 V 20-20µ 21 22-20µ -20µ 2/ 2/ 23-20µ 2/ 24-20µ 2/ V O5 3006 25-30 Same terminal conditions as specified above for V O3 except I O = -5.2 m. 5.48 5.2 5.48 V O3 3007 31 20µ 0.05 0.05 0.05 32 20µ 33 20µ 2/ 34 20µ 2/ 35 20µ 2/ 36 20µ 2/ V O5 3007 37-42 Same terminal conditions as specified above for V O3 except I O = 5.2 m. 0.26 0.4 0.26 I OS4 3011 43 44 4.0V 4.0V 3/ 3/ 4.0V 4.0V 4.0V -10-120 -10-120 -10-120 m 45 4.0V 3/ 4.0V 46 3/ 4.0V 4.0V See footnotes at end of table. MI-M-38510/653

TE III. Group inspection for device type 03 Continued. 41 Symbol MI- STD- 883 method I I 3010 47 48 49 50 51 52 53 I I 3009 55 56 57 58 59 60 61 62 C I 3012 63 64 65 66 67 68 69 70 Truth table tests 6/ 3014 71 72 73 74 75 76 77 78 79 80 Case Terminal conditions 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 C,D Test no. 1J 1K 2J 2CK 2CR 2K 1CK 1CR V CC 54 Measured terminal 1J 1K 2J 2CK 2CR 2K 1CK 1CR 1J 1K 2J 2CK 2CR 2K 1CK 1CR 1J 1K 2J 2CK 2CR 2K 1CK 1CR ll outputs Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C.05 -.05 Subgroup 4 Min Max 10 Subgroup 7 0.1-0.1 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Unit µ pf MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 03 Continued. 42 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method Case Terminal conditions 2 2 3 4 6 8 9 10 12 13 14 16 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 C,D Test no. 1J 1K 2J 2CK 2CR 2K 1CK 1CR V CC 3014 81 82 83 84 85 86 87 88 89 90 91 92 93 3004 3004 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 10/ 10/ 10/ 10/ Measured terminal ll outputs 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 2CR to 1CR to 2CR to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 Subgroup 11 T C = +125 C T C = -55 C 31 23 31 5 6 3 30 27 15 5 6 3 40 36 20 5 6 3 30 27 15 Unit Mz ns MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 04. 43 Symbol MI-STD- 883 method V IC (pos) V IC (neg) Case Terminal conditions 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 E,F Test no. 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1m -1m 1m -1m 1m -1m 1m -1m 1m -1m I CC 3005 21 22 V O3 3006 23 24 25 26 27 2/ 28 2/ 29 30 V O5 3006 31 32 33 34 35 36 37 38 V O3 3007 39 40 41 42 43 44 45 46 2/ 2/ 2/ 2/ -20µ -20µ -20µ -20µ -5.2m -5.2m -5.2m -5.2m 20µ 20µ 20µ 20µ -20µ -20µ -20µ -20µ -5.2m -5.2m -5.2m -5.2m 20µ 20µ 20µ 20µ 1m -1m 1m -1m 2/ 2/ 2/ 2/ 2/ 2/ 1m -1m 1m -1m 1m -1m Measured terminal 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC V CC Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C 5.95 5.48 1.5-1.5 0.15 0.15 0.05 0.05 5.95 5.2 15 15 0.05 0.05 5.95 5.48 0.05 0.05 Unit V µ µ V MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 04 Continued. 44 Symbol MI- STD- 883 method V O5 3007 47 48 49 50 51 52 53 I OS4 3011 55 56 57 I I 3010 59 60 61 62 63 64 65 66 67 I I 3009 69 70 71 72 73 74 75 76 77 78 C I 3012 79 80 81 82 83 84 85 86 87 88 Case Terminal conditions 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 E,F Test no. 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC 5.2m 5.2m 5.2m 5.2m 2/ 5.2m 2/ 5.2m 5.2m 2/ 54 5.2m 2/ 4.0 V 4.0V 4.0V 4.0V 58 4.0V 68 Measured terminal 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C -10 0.26-120 50-50 Subgroup 4 Min Max 10-10 0.4-120 100-100 -10 0.26-120 Unit V m n pf MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 04 Continued. 45 Symbol Truth table tests 6/ f MX 9/ t P1 t P1 t P2 MI- STD- 883 method Case Terminal conditions 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 E,F Test no. 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC 3014 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 Measured terminal ll outputs 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 1PRE to 2PRE to 2CR to Subgroup 7 Test limits Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Test limits 8/ Subgroup 9 Subgroup 10 Subgroup 11 T C = +125 C T C = -55 C 31 23 31 5 6 31 41 5 6 41 54 5 6 31 41 Unit Mz ns MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 04 Continued. Symbol t P2 t T t T MI- STD- 883 method 3004 3004 Case Terminal conditions Measured Test limits 8/ 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 terminal Subgroup 9 Subgroup 10 Subgroup 11 Cases E,F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 T C = +125 C T C = -55 C Test 1CR 1J 1K 1CK 1PRE 2PRE 2CK 2K 2J 2CR V CC no. 129 1PRE to 6 41 6 54 6 41 130 1CR to 131 2CR to 132 2PRE to 133 3 15 3 20 3 15 134 135 136 137 138 139 140 Unit ns See footnotes at end of table. MI-M-38510/653 46

TE III. Group inspection for device type 05. 47 Symbol MI- Case Terminal conditions STD- 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 883 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 method E,F Test no. 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC V IC 1 1m (pos) 2 1m 3 1m 4 1m 5 1m 6 1m 7 1m 8 1m 9 1m 10 1m V IC 11-1m (neg) 12-1m 13-1m 14-1m 15-1m 16-1m 17-1m 18-1m 19-1m 20-1m I CC 3005 21 22 V O3 3006 23-20µ 24-20µ 25-20µ 26-20µ 27 2/ -20µ 28 2/ -20µ 29-20µ 2/ 30-20µ 2/ V O5 3006 31-5.2m 32-5.2m 33-5.2m 34-5.2m 35 2/ -5.2m 36 2/ -5.2m 37-5.2m 2/ 38-5.2m 2/ Measured terminal 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC V CC Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C 5.95 5.48 1.5-1.5 0.15 0.15 5.95 5.2 15 15 5.95 5.48 Unit V µ µ V MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 05 Continued. 48 Symbol MI- Case Terminal conditions STD- 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 883 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 method E,F Test no. 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC V O3 3007 39 20µ 40 20µ 41 20µ 42 20µ 43 2/ 20µ 44 2/ 20µ 45 20µ 2/ 46 20µ 2/ V O5 3007 47 5.2m 48 5.2m 49 5.2m 50 5.2m 51 2/ 5.2m 52 2/ 5.2m 53 5.2m 2/ 54 5.2m 2/ I OS4 3011 55 4.0V 4.0V 56 4.0V 57 4.0V 58 4.0V I I 3010 59 60 61 62 63 64 65 66 67 68 I I 3009 69 70 71 72 73 74 75 76 77 78 Measured terminal 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C -10 0.05 0.26-120 50-50 -10 0.05 0.4-120 100-100 -10 0.05 0.26-120 Unit V m n n MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 05 Continued. Terminal conditions Test limits Case 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases E,F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Subgroup 4 Symbol MI- STD- 883 method Test no. 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC Measured terminal Min Max Unit C I 3012 79 80 81 82 83 84 85 86 87 88 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR 10 pf Subgroup 7 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Truth table tests 6/ 3014 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 ll outputs See footnotes at end of table. MI-M-38510/653 49

TE III. Group inspection for device type 05 Continued. 50 Symbol f MX 9/ t P1 t P1 t P2 t P2 t T t T MI- STD- 883 method 119 120 121 122 3004 3004 Case Terminal conditions Measured Test limits 8/ 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 terminal Subgroup 9 Subgroup 10 Subgroup 11 Cases E,F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 T C = +125 C T C = -55 C Test 1CK 1K 1J 1PRE 2PRE 2J 2K 2CK 2CR 1CR V CC no. 28 21 28 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 See footnotes at end of table. 1CK to 1CK to 2CK to 2CK to 1CK to 1CK to 2CK to 2CK to 1CR to 1PRE to 2CR to 2PRE to 1PRE to 1CR to 2PRE to 2CR to 5 6 3 31 32 15 5 6 3 41 43 20 5 6 3 31 32 15 Unit Mz ns MI-M-38510/653

TE III. Group inspection for device type 06. 51 Symbol V IC (pos) V IC (neg) MI- Case Terminal conditions STD- 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 883 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 method E,F Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC 1 1m 2 1m 3 1m 4 1m 5 1m 6 1m 7 1m 8 1m 9 1m 10 1m 11-1m 12-1m 13-1m 14-1m 15-1m 16-1m 17-1m 18-1m 19-1m 20-1m I CC I CCZ 3005 21 22 23 V O3 3006 24 25 26 27 V O5 3006 28 29 30 31 V O3 3007 32 33 34 35 36 37 38 39-20µ -20µ -20µ -20µ -7.8m -7.8m -7.8m -7.8m 20µ 20µ 20µ 20µ 20µ 20µ 20µ 20µ 2/ 2/ 2/ Measured terminal OE1 OE2 CK E1 E2 4D 3D 2D 1D CR OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C 5.95 5.48 1.5-1.5 0.2 0.2 0.1 0.05 5.95 5.2 20 20 10 0.05 5.95 5.48 0.05 Unit V µ V MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 06 Continued. 52 Symbol MI- STD- 883 method V O5 3007 40 41 42 43 44 45 46 I OS4 3011 48 49 50 I OZ 52 53 54 I OZ 56 57 58 I I 3010 60 61 62 63 64 65 66 67 68 I I 3009 70 71 72 73 74 75 76 77 78 79 Case Terminal conditions 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 E,F Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC 7.8m 7.8m 7.8m 7.8m 7.8m 2/ 7.8m 7.8m 47 7.8m 4.0V 4.0V 4.0V 4.0V 4.0V 51 1 55 1 59 69 Measured terminal OE1 OE2 CK E1 E2 4D 3D 2D 1D CR OE1 OE2 CK E1 E2 4D 3D 2D 1D CR Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C -10 0.26-135 0.2-0.2 50-50 -10 0.4-135 2.0-2.0 100-100 -10 0.26-135 Unit V m µ n MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 06 Continued. Terminal conditions Test limits Case 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases E,F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Subgroup 4 Symbol MI- STD- 883 method Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC Measured terminal Min Max Unit C I 3012 80 81 82 83 84 85 86 87 88 89 OE1 OE2 CK E1 E2 4D 3D 2D 1D CR 10 pf C O 3012 90 91 92 93 20 Subgroup 7 Subgroup 8 T C = +125 C Subgroup 8 T C = -55 C Truth table tests 6/ 3014 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 ll outputs See footnotes at end of table. MI-M-38510/653 53

TE III. Group inspection for device type 06 Continued. 54 Symbol f MX 6/ 9/ t P1 t P1 t P2 t PZ t PZ t PZ MI- STD- 883 method 123 124 125 Case Terminal conditions Measured Test limits 8/ 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 terminal Subgroup 9 Subgroup 10 Subgroup 11 Cases E,F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 T C = +125 C T C = -55 C Test OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC no. 31 23 31 126 127 CK to 6 35 6 47 6 35 128 CK to 129 CK to 130 CK to 131 CK to 132 CK to 133 CK to 134 CK to 135 10/ CR to 5 31 5 41 5 31 136 CR to 137 CR to 138 CR to 139 10/ OE1 to 5 26 5 35 5 26 140 OE1 to 141 OE1 to 142 OE1 to 143 OE2 to 144 OE2 to 145 OE2 to 146 OE2 to 147 10/ OE1 to 26 35 26 148 OE1 to 149 OE1 to 150 OE1 to 151 OE2 to 152 OE2 to 153 OE2 to 154 OE2 to 155 10/ OE1 to 156 OE1 to 157 OE1 to 158 OE1 to 159 OE2 to 160 OE2 to 161 OE2 to 162 OE2 to Unit Mz ns ns MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 06 Continued. Symbol t PZ t T t T MI- STD- 883 method 3004 3004 Case 2 Terminal conditions 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases E,F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Test no. OE1 OE2 CK E1 E2 4D 3D 2D 1D CR V CC 163 10/ 164 165 166 167 168 169 170 171 10/ 172 173 174 175 10/ 176 177 178 Measured terminal OE1 to OE1 to OE1 to OE1 to OE2 to OE2 to OE2 to OE2 to Subgroup 9 Test limits 8/ Subgroup 10 T C = +125 C Subgroup 11 T C = -55 C 5 2 26 12 5 2 35 16 5 2 26 12 Unit ns See footnotes at end of table. MI-M-38510/653 55

TE III. Group inspection for device type 07. 56 Symbol MI- Case Terminal conditions STD- 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 883 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 method E,F Test no. CR 1D 2D 3D CK 4D 5Q 5D 6D 6Q V CC V IC 1 1m (pos) 2 1m 3 1m 4 1m 5 1m 6 1m 7 1m 8 1m V IC 9-1m (neg) 10-1m 11-1m 12-1m 13-1m 14-1m 15-1m 16-1m I CC 3005 17 18 2/ V O3 3006 19-20µ 20-20µ 21-20µ 22-20µ 23-20µ 24-20µ V O5 3006 25-5.2m 26-5.2m 27-5.2m 28-5.2m 29-5.2m 30-5.2m V O3 3007 31 20µ 32 20µ 33 20µ 34 20µ 35 20µ 36 20µ 37 20µ 2/ 38 20µ 39 20µ 40 20µ 41 20µ 42 20µ Measured terminal CR 1D 2D 3D CK 4D 5D 6D CR 1D 2D 3D CK 4D 5D 6D V CC V CC 5Q 6Q 5Q 6Q 5Q 6Q 5Q 6Q Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C 5.95 5.48 1.5-1.5 0.2 0.2 0.05 5.95 5.2 20 20 0.05 5.95 5.48 0.05 Unit V µ V MI-M-38510/653 See footnotes at end of table.

TE III. Group inspection for device type 07 Continued. 57 Symbol MI- STD- 883 method V O5 3007 43 44 45 46 47 48 49 50 51 52 53 I OS4 3011 55 56 57 58 59 60 I I 3010 61 62 63 64 65 66 67 68 I I 3009 69 70 71 72 73 74 75 76 C I 3012 77 78 79 80 81 82 83 84 Case Terminal conditions 2 2 3 4 5 7 8 9 10 12 13 14 15 17 18 19 20 Cases 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 E,F Test no. CR 1D 2D 3D CK 4D 5Q 5D 6D 6Q V CC 5.2m 5.2m 5.2m 5.2m 5.2m 5.2m 5.2m 2/ 5.2m 5.2m 5.2m 5.2m 54 5.2m 4.0V 4.0V 4.0V 4.0V 4.0V 4.0V 4.0V 4.0V Measured terminal 5Q 6Q 5Q 6Q 5Q 6Q CR 1D 2D 3D CK 4D 5D 6D CR 1D 2D 3D CK 4D 5D 6D CR 1D 2D 3D CK 4D 5D 6D Subgroup 1 Test limits Subgroup 2 T C = +125 C Subgroup 3 T C = -55 C -10 0.26-120 50-50 Subgroup 4 Min Max 10-10 0.4-120 100-100 -10 0.26-120 Unit V m n pf MI-M-38510/653 See footnotes at end of table.