PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

Similar documents
PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - SOT404 PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - SOT223 PIN CONFIGURATION SYMBOL

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

N-channel TrenchMOS transistor

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PowerMOS transistor PINNING - SOT428 PIN CONFIGURATION SYMBOL. tab

P-channel enhancement mode MOS transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Insulated Gate Bipolar Transistor (IGBT)

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP7NQ60E; PHX7NQ60E

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHM21NQ15T. TrenchMOS standard level FET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET

TrenchMOS ultra low level FET

N-channel TrenchMOS logic level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PSMN002-25P; PSMN002-25B

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

Logic level TOPFET APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PINNING - SOT404 PIN CONFIGURATION SYMBOL

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TOPFET high side switch

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

BUK B. N-channel TrenchMOS standard level FET

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PINNING - SOT186 PIN CONFIGURATION SYMBOL

BUK A. N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS standard level FET

SMD version of BUK125-50L

PINNING - SOT199 PIN CONFIGURATION SYMBOL. case a1

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

PINNING - SOD100 PIN CONFIGURATION SYMBOL. case

BUK B. N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

FEATURES SYMBOL QUICK REFERENCE DATA GENERAL DESCRIPTION PINNING SOD59 (TO220AC)

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PHB108NQ03LT. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BF545A; BF545B; BF545C

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET

Silicon Diffused Power Transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PHP110NQ08T. N-channel TrenchMOS standard level FET

60 V, 0.3 A N-channel Trench MOSFET

Transcription:

BUK958-55 GENERAL DESCRIPTION QUICK REFERENCE DATA N-channel enhancement mode logic SYMBOL PARAMETER MAX. UNIT level field-effect power transistor in a plastic envelope using trench V DS Drain-source voltage 55 V technology. The device features very I D Drain current (DC) 75 A low on-state resistance and has P tot Total power dissipation 187 W integral zener diodes giving ESD T j Junction temperature 175 C protection up to 2kV. It is intended for R DS(ON) Drain-source on-state 8 mω use in automotive and general resistance V GS = 5 V purpose switching applications. PINNING - TO22AB PIN CONFIGURATION SYMBOL PIN 1 gate DESCRIPTION tab d 2 drain 3 source g tab drain 1 2 3 s LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V DS Drain-source voltage - - 55 V V DGR Drain-gate voltage R GS = 2 kω - 55 V ±V GS Gate-source voltage - - 1 V I D Drain current (DC) T mb = 25 C - 75 A I D Drain current (DC) T mb = 1 C - 65 A I DM Drain current (pulse peak value) T mb = 25 C - 24 A P tot Total power dissipation T mb = 25 C - 187 W T stg, T j Storage & operating temperature - - 55 175 C ESD LIMITING VALUE SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V C Electrostatic discharge capacitor Human body model - 2 kv voltage (1 pf, 1.5 kω) THERMAL RESISTANCES SYMBOL PARAMETER CONDITIONS TYP. MAX. UNIT R th j-mb Thermal resistance junction to - -.8 K/W mounting base R th j-a Thermal resistance junction to in free air 6 - K/W ambient September 1996 1 Rev 1.

BUK958-55 STATIC CHARACTERISTICS T j = 25 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT V (BR)DSS Drain-source breakdown V GS = V; I D =.25 ma; 55 - - V voltage T j = -55 C 5 - - V V GS(TO) Gate threshold voltage V DS = V GS ; I D = 1 ma 1. 1.5 2. V T j = 175 C.5 - - V T j = -55 C - - 2.3 V I DSS Zero gate voltage drain current V DS = 55 V; V GS = V; -.5 1 µa T j = 175 C - - 5 ua I GSS Gate source leakage current V GS = ±5 V; V DS = V -.2 1 µa T j = 175 C - - 1 µa ±V (BR)GSS Gate-source breakdown I G = ±1 ma; 1 - - V voltage R DS(ON) Drain-source on-state V GS = 5 V; I D = 25 A - 6.5 8 mω resistance T j = 175 C - - 17 mω DYNAMIC CHARACTERISTICS T mb = 25 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT g fs Forward transconductance V DS = 25 V; I D = 25 A 4 9 - S C iss Input capacitance V GS = V; V DS = 25 V; f = 1 MHz - 52 69 pf C oss Output capacitance - 84 1 pf C rss Feedback capacitance - 35 48 pf t d on Turn-on delay time V DD = 3 V; I D = 25 A; - 45 6 ns t r Turn-on rise time V GS = 5 V; R G = 1 Ω - 12 17 ns t d off Turn-off delay time - 225 3 ns t f Turn-off fall time - 1 135 ns L d Internal drain inductance Measured from contact screw on - 3.5 - nh tab to centre of die L d Internal drain inductance Measured from drain lead 6 mm - 4.5 - nh from package to centre of die L s Internal source inductance Measured from source lead 6 mm - 7.5 - nh from package to source bond pad REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS T j = 25 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I DR Continuous reverse drain - - 75 A current I DRM Pulsed reverse drain current - - 24 A V SD Diode forward voltage I F = 25 A; V GS = V -.85 1.2 V I F = 75 A; V GS = V - 1. - V t rr Reverse recovery time I F = 75 A; -di F /dt = 1 A/µs; - 65 - ns Q rr Reverse recovery charge V GS = -1 V; V R = 3 V -.18 - µc September 1996 2 Rev 1.

BUK958-55 AVALANCHE LIMITING VALUE SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT W DSS Drain-source non-repetitive I D = 75 A; V DD 25 V; - - 5 mj unclamped inductive turn-off V GS = 5 V; R GS = 5 Ω; T mb = 25 C energy 12 11 1 9 8 7 6 5 4 3 2 1 PD% Normalised Power Derating 2 4 6 8 1 12 14 16 18 Tmb / C Fig.1. Normalised power dissipation. PD% = 1 P D /P D 25 C = f(t mb ) 1 ID / A RDS(ON) = VDS/ID 1 1 DC 1 1 1 VDS / V 1 BUKX58-55 tp = 1 us 1 us 1 ms 1 ms 1 ms Fig.3. Safe operating area. T mb = 25 C I D & I DM = f(v DS ); I DM single pulse; parameter t p 12 11 1 9 8 7 6 5 4 3 2 1 ID% Normalised Current Derating 2 4 6 8 1 12 14 16 18 Tmb / C Fig.2. Normalised continuous drain current. ID% = 1 I D /I D 25 C = f(t mb ); conditions: V GS 5 V 1E+ 1E-1 1E-2 Zth / (K/W).5.2.1.5.2 tp tp PD D = T 1E-3 1E-7 1E-5 1E-3 1E-1 1E+1 t / s Fig.4. Transient thermal impedance. Z th j-mb = f(t); parameter D = t p /T T t September 1996 3 Rev 1.

BUK958-55 1 1 12 3.4 VGS/V = gfs/s ID/A 4. 3.2 11 8 1 9 3. 8 6 7 6 2.8 4 5 4 2.6 2 2.4 2.2 3 2 1 2 4 VDS/V 6 8 1 2 4 ID/A 6 8 1 Fig.5. Typical output characteristics, T j = 25 C. I D = f(v DS ); parameter V GS Fig.8. Typical transconductance, T j = 25 C. g fs = f(i D ); conditions: V DS = 25 V RDS(ON) / mohm 15 BUK958-55 VGS / V = 3 3.2 3.4 a 2.5 BUK959-6 Rds(on) normlised to 25degC 1 5 3.6 4 5 2 1.5 1 2 4 6 8 1 12 ID / A Fig.6. Typical on-state resistance, T j = 25 C. R DS(ON) = f(i D ); parameter V GS.5-1 -5 5 1 15 2 Tmb / degc Fig.9. Normalised drain-source on-state resistance. a = R DS(ON) /R DS(ON)25 C = f(t j ); I D = 25 A; V GS = 5 V 1 ID/A 8 VGS(TO) / V 2.5 max. 2 BUK959-6 6 1.5 typ. 4 Tj/C = 175 25 1 min. 2.5 1 2 3 4 VGS/V Fig.7. Typical transfer characteristics. I D = f(v GS ) ; conditions: V DS = 25 V; parameter T j -1-5 5 1 15 2 Tj / C Fig.1. Gate threshold voltage. V GS(TO) = f(t j ); conditions: I D = 1 ma; V DS = V GS September 1996 4 Rev 1.

BUK958-55 1E-1 Sub-Threshold Conduction 1 IF/A 1E-2 8 1E-3 2% typ 98% 6 1E-4 4 Tj/C = 175 25 1E-5 2 1E-5.5 1 1.5 2 2.5 3 Fig.11. Sub-threshold drain current. I D = f(v GS) ; conditions: T j = 25 C; V DS = V GS.2.4.6.8 1 1.2 VSDS/V Fig.14. Typical reverse diode current. I F = f(v SDS ); conditions: V GS = V; parameter T j Thousands (pf) 12 1 8 6 4 2 Coss Crss 2 4 6 8 1 12 14 16 18.1.1 1 VDS/V 1 1 Tmb / C Fig.12. Typical capacitances, C iss, C oss, C rss. C = f(v DS ); conditions: V GS = V; f = 1 MHz Ciss 12 11 1 9 8 7 6 5 4 3 2 1 WDSS% Fig.15. Normalised avalanche energy rating. W DSS % = f(t mb ); conditions: I D = 75 A 6 VGS/V 5 4 3 2 VDS = 14V VDS = 44V VGS L VDS T.U.T. + - VDD -ID/1 1 RGS R 1 shunt 1 2 3 4 5 6 7 8 9 QG/nC Fig.13. Typical turn-on gate-charge characteristics. V GS = f(q G ); conditions: I D = 5 A; parameter V DS Fig.16. Avalanche energy test circuit. W DSS =.5 LI 2 D BV DSS /(BV DSS V DD ) September 1996 5 Rev 1.

BUK958-55 RD + VDD VGS VDS - RG T.U.T. Fig.17. Switching test circuit. September 1996 6 Rev 1.

BUK958-55 MECHANICAL DATA Dimensions in mm Net Mass: 2 g 4,5 max 1,3 max 3,7 1,3 2,8 5,9 min 15,8 max 3, max not tinned 1,3 max (2x) 1 2 3 2,54 2,54 3, 13,5 min,9 max (3x),6 2,4 Fig.18. TO22AB; pin 2 connected to mounting base. Notes 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Refer to mounting instructions for TO22 envelopes. 3. Epoxy meets UL94 V at 1/8". September 1996 7 Rev 1.

BUK958-55 DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 1996 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. September 1996 8 Rev 1.