INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

Similar documents
The 74HC21 provide the 4-input AND function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Hex inverting Schmitt trigger with 5 V tolerant input

8-bit binary counter with output register; 3-state

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74HC1G125; 74HCT1G125

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

8-bit serial-in/parallel-out shift register

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

74LV393 Dual 4-bit binary ripple counter

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

2-input EXCLUSIVE-OR gate

74HC244; 74HCT244. Octal buffer/line driver; 3-state

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

14-stage binary ripple counter

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

N-channel TrenchMOS logic level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

BF545A; BF545B; BF545C

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

The 74LVC1G11 provides a single 3-input AND gate.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

TrenchMOS ultra low level FET

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74AHC1G00; 74AHCT1G00

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

The 74LV08 provides a quad 2-input AND function.

74HC164; 74HCT bit serial-in, parallel-out shift register

The 74LVC1G02 provides the single 2-input NOR function.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. 74F521 8-bit identity comparator. Product specification May 15. IC15 Data Handbook

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

74LVC573 Octal D-type transparent latch (3-State)

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PSMN002-25P; PSMN002-25B

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

The 74LV32 provides a quad 2-input OR function.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

INTEGRATED CIRCUITS. 74F804, 74F1804 Hex 2-input NAND drivers. Product specification Sep 14. IC15 Data Handbook

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

DATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

PHP7NQ60E; PHX7NQ60E

74AHC1G14; 74AHCT1G14

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

INTEGRATED CIRCUITS Supersedes data of 2001 May 09 2002 Dec 13 Philips Semiconductors

FEATURES General purpose and PCI-X 1:4 clock buffer 8-pin TSSOP package See PCK2001 for 48-pin 1:18 buffer part See PCK2001M for 28-pin 1:10 buffer part See PCK2001R for 16-pin 1:6 buffer part Operating frequency: 0-533 MHz Part-to-part skew < 500 ps Low output skew: <200 ps 3.3 V operation ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114. DESCRIPTION The L is a 1-4 fanout buffer used as a high-performance, low skew, general purpose and PCI-X clock buffer. It distributes one input clock (BUF_IN) signal to four output clocks (BUF_OUT n ). PIN CONFIGURATION BUF_IN OE BUF_OUT0 V SS PIN DESCRIPTION PIN NUMBER I/O TYPE 1 8 2 7 3 6 4 5 TOP VIEW SYMBOL BUF_OUT3 BUF_OUT2 V DD BUF_OUT1 SA00552 FUNCTION 1 Input BUF_IN Buffered clock input 3, 5, 7, 8 Output BUF_OUT (0-3) Buffered clock outputs 6 Input V DD 3.3 V supply 2 Input OE Output Enable 4 Input V SS Ground QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS TYPICAL UNIT t PLH t PHL Propagation delay BUF_IN to BUF_OUT n V CC = 3.3 V, C L = 25 pf t r Rise time V CC = 3.3 V, C L = 25 pf, 0.2V DD to 0.6V DD 800 ps t f Fall time V CC = 3.3 V, C L = 25 pf, 0.6V DD to 0.2V DD 600 ps I CC Total supply current V CC = 3.6 V 50 µa 2.9 2.8 ns ORDERING INFORMATION PACKAGES TEMPERATURE RANGE ORDER CODE DRAWING NUMBER 8-Pin Plastic TSSOP -40 to +85 C DP SOT505-1 8-Pin Plastic SO -40 to +85 C D SOT96-1 2002 Dec 13 2

FUNCTION TABLE OE BUF_IN BUF_OUTn L X L H L L H H H ABSOLUTE MAXIMUM RATINGS 1, 2 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to V SS (V SS = 0 V). SYMBOL PARAMETER CONDITION MIN LIMITS V DD DC 3.3 V supply voltage -0.5 +4.3 V I IK DC input diode current V I < 0-50 ma V I DC input voltage Note 2-0.5 V DD + 0.5 V I OK DC output diode current V O > V DD or V O < 0 ±50 ma V O DC output voltage Note 2-0.5 V DD + 0.5 V I O DC output source or sink current V O 0 to V DD ±50 ma T stg Storage temperature range -65 +150 C P tot Power dissipation per package plastic medium-shrink SO (SSOP) For temperature range: 0 to +70 C above +55 C derate linearly with 11.3 mw/k MAX UNIT 850 mw NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. RECOMMENDED OPERATING CONDITIONS LIMITS SYMBOL PARAMETER CONDITIONS MIN MAX UNIT V DD DC 3.3V supply voltage 3.0 3.6 V C L Capacitive load 20 30 pf V I DC input voltage range 0 V DD V V O DC output voltage range 0 V DD V T amb Operating ambient temperature range in free air -40 +85 C 2002 Dec 13 3

DC CHARACTERISTICS SYMBOL PARAMETER TEST CONDITIONS LIMITS T amb = -40 to +85 C V DD (V) OTHER MIN MAX V IH HIGH level input voltage 3.0 to 3.6 2.0 V DD + 0.3 V V IL LOW level input voltage 3.0 to 3.6 V SS - 0.3 0.8 V 3.0 to 3.6 I OH = -1 ma V DD - 0.2 V V OH Output HIGH voltage 3.0 I OH = -24 ma 2.0 V OH 3.0 I OH = -12 ma 2.4 V 3.0 to 3.6 I OL = 1 ma 0.2 V V OL Output LOW voltage 3.0 I OL = 24 ma 0.8 V OL I OH I OL Output HIGH current Output LOW current 3.0 I OL = 12 ma 0.55 V UNIT 3.0 V OUT = 1 V -50 ma 3.3 V OUT = 1.65 V -150 ma 3.0 V OUT = 2.0 V 60 ma 3.3 V OUT = 1.65 V 150 ma ±I I Input leakage current 3.6 V I = V DD or GND ±5 µa I CC Quiescent supply current 3.6 V I = V DD or GND I O = 0 100 µa 2002 Dec 13 4

AC CHARACTERISTICS SYMBOL PARAMETER TEST CONDITIONS LIMITS T amb = -40 to +85 C NOTES MIN TYP 6 MAX t H CLK HIGH time 2 6.0 ns 66 MHz t L CLK LOW time 3 6.0 ns t H CLK HIGH time 2 2.9 ns 140 MHz t L CLK LOW time 3 3.0 ns t R Output rise slew rate 4 1.4 1.7 4.0 V/ns t F Output fall slew rate 4 1.5 2.2 4.0 V/ns t PLH Buffer LH propagation delay 5 1.8 2.9 3.4 ns t PHL Buffer HL propagation delay 5 1.8 2.8 3.4 ns t SKW Bus CLK skew 1 200 ps t DDSKW Device to device skew 1 500 ps NOTES: 1. CLK skew is only valid for equal loading of all outputs. 2. t H is measured at 0.5 V DD as shown in Figure 2. 3. t L is measured at 0.35 V DD as shown in Figure 2. 4. t R and t F are measured as a transition through the threshold region 0.2 V DD to 0.6 V DD and 0.6 V DD to 0.2 V DD. 5. Input edge rate for these tests must be faster than 1 V/ns. 6. All typical values are at V CC = 3.3 V and T amb = 25 C. UNIT AC WAVEFORMS V M = 50% V DD C L = 25 pf V OL and V OH are the typical output voltage drop that occur with the output load. TEST CIRCUIT V DD V DD BUF_IN INPUT V M V M V DD PULSE GENERATOR V I D.U.T. V O 140 Ω t PLH t PHL R T C L 140 Ω 0.6 V DD 0.6 V DD V M V M BUF_OUT 0.2 V DD 0.2 V DD SW00813 T R T F Figure 3. Load circuitry for switching times SW00811 Figure 1. Load circuitry for switching times. t h t p 0.5 V DD 0.4 V DD 0.35 V DD Figure 2. Buffer Output clock t l SW00812 2002 Dec 13 5

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm SOT505-1 2002 Dec 13 6

SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 2002 Dec 13 7

REVISION HISTORY Rev Date Description _3 20021213 (9397 750 10863); ECN 853-2254 29225 of 22 November 2002 Modifications: Increase F max to 533 MHz. _2 20010509 (9397 750 08348); ECN 853-2254 26252 of 09 May 2001. 2002 Dec 13 8

Data sheet status Level Data sheet status [1] Product status [2] [3] Definitions I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. Definitions Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Contact information For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com. Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A. Date of release: 12-02 Document order number: 9397 750 10863 Philips Semiconductors 2002 Dec 13 9