DATA SHEET. BF1203 Dual N-channel dual gate MOS-FET DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2000 Dec 04.

Similar documents
DATA SHEET. BF1201; BF1201R; BF1201WR N-channel dual-gate PoLo MOS-FETs DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Dec 01

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

DISCRETE SEMICONDUCTORS DATA SHEET. BF1212; BF1212R; BF1212WR N-channel dual-gate MOS-FETs. Product specification 2003 Nov 14

DATA SHEET. BF1202; BF1202R; BF1202WR N-channel dual-gate PoLo MOS-FETs DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2000 Mar 29

BF556A; BF556B; BF556C

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

DATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

BUK A. N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

DISCRETE SEMICONDUCTORS DATA SHEET. ok, halfpage M3D302. PMEM4020ND NPN transistor/schottky-diode module. Product data sheet 2003 Nov 10

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

DATA SHEET. PMEM4010ND NPN transistor/schottky diode module DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 28.

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

DATA SHEET. BF908WR N-channel dual-gate MOS-FET. Philips Semiconductors DISCRETE SEMICONDUCTORS Apr 25

60 V, 0.3 A N-channel Trench MOSFET

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

4-bit magnitude comparator

BF545A; BF545B; BF545C

BF904A; BF904AR; BF904AWR

PSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

PSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

PSMN BS. High efficiency due to low switching and conduction losses

PSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

PSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET

PSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

PSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET

N-channel TrenchMOS logic level FET

PSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

BUK6C2R1-55C. N-channel TrenchMOS intermediate level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

BUK A. N-channel TrenchMOS logic level FET

12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids

PHB108NQ03LT. N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

BUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

BUK A. N-channel TrenchMOS standard level FET

PSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

The 74LV08 provides a quad 2-input AND function.

PSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

BUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

Low-power dual Schmitt trigger inverter

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

N-channel TrenchMOS logic level FET

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

BUK B. N-channel TrenchMOS standard level FET

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

DISCRETE SEMICONDUCTORS DATA SHEET andbook, halfpage MBD12 BF123 Dual N-channel dual gate MOS-FET Supersedes data of 2 Dec 21 Apr 25

BF123 FEATURES Two low noise gain controlled amplifiers in a single package Superior cross-modulation performance during AGC High forward transfer admittance High forward transfer admittance to input capacitance ratio. APPLICATIONS Gain controlled low noise amplifiers for VHF and UHF applications with 3 to 9 V supply voltage, such as digital and analog television tuners and professional communications equipment. DESCRIPTION The BF123 is a combination of two different dual gate MOS-FET amplifiers with shared source and gate 2 leads. The source and substrate are interconnected. Internal bias circuits enable DC stabilization and a very good cross-modulation performance during AGC. Integrated diodes between the gates and source protect against excessive input voltage surges. The transistor is encapsulated in a SOT363 micro-miniature plastic package. PINNING - SOT363 PIN 1 gate 1 (a) 2 gate 2 3 drain (a) drain (b) 5 source 6 gate 1 (b) 6 5 1 2 3 Top view Marking code: L2- DESCRIPTION g1 (b) AMP a g1 (a) s g2 d (b) AMP b d (a) Fig.1 Simplified outline and symbol. MBL25 QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT Per MOS-FET unless otherwise specified V DS drain-source voltage 1 V drain current (DC) 3 ma y fs forward transfer admittance amp. a: = 15 ma 23 2 35 ms amp. b: = 12 ma 25 3 ms C ig1-s input capacitance at gate 1 amp. a: =15mA; f=1mhz 2.6 3.1 pf amp. b: =12mA; f=1mhz 1.7 2.2 pf C rss reverse transfer capacitance f = 1 MHz 15 ff NF noise figure amp. a: f = MHz; =15mA 1 1. db amp. b: f = MHz; =12mA 1.1 1. db X mod cross-modulation amp. a: input level for k = 1% at db AGC 15 db V amp. b: input level for k = 1% at db AGC 1 15 db V CAUTION This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. 21 Apr 25 2

BF123 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 613). SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT Per MOS-FET unless otherwise specified V DS drain-source voltage 1 V drain current (DC) 3 ma I G1 gate 1 current 1 ma I G2 gate 2 current 1 ma P tot total power dissipation T s 12 C; note 1 2 mw T stg storage temperature 65 +15 C T j operating junction temperature 15 C Note 1. T s is the temperature at the soldering point of the source lead. THERMAL CHARACTERISTICS SYMBOL PARAMETER VALUE UNIT R th j-s thermal resistance from junction to soldering point 2 K/W 25 P tot (mw) 2 MGS359 15 1 5 5 1 15 2 T s ( C) Fig.2 Power derating curve. 21 Apr 25 3

BF123 STATIC CHARACTERISTICS T j =25 C unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT Per MOS-FET unless otherwise specified V (BR)DSS drain-source breakdown voltage V G1-S =V G2-S =; =1 A 1 V V (BR)G1-SS gate-source breakdown voltage V GS =V DS =; I G1-S =1mA 6 1 V V (BR)G2-SS gate-source breakdown voltage V GS =V DS =; I G2-S =1mA 6 1 V V (F)S-G1 forward source-gate voltage V G2-S =V DS =; I S-G1 =1mA.5 1.5 V V (F)S-G2 forward source-gate voltage V G1-S =V DS =; I S-G2 =1mA.5 1.5 V V G1-S(th) gate-source threshold voltage V DS =5V; V G2-S =V; =1 A.3 1 V V G2-S(th) gate-source threshold voltage V DS =5V; V G1-S =V; =1 A.3 1.2 V SX drain-source current amp. a: 11 19 ma V G2-S =V; V DS =5V; R G =62k note 1 amp. b: ma V G2-S =V; V DS =5V; R G = 12 k note 1 I G1-S gate cut-off current V G1-S =5V; V G2-S =V DS = 5 na I G2-S gate cut-off current V G2-S =5V; V G1-S =V DS = 2 na Note 1. R G1 connects gate 1 to V GG =5V. 21 Apr 25

BF123 DYNAMIC CHARACTERISTICS AMPLIFIER a Common source; T amb =25 C; V G2-S =V; V DS =5V; = 15 ma; unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT y fs forward transfer admittance pulsed; T j =25 C 23 2 35 ms C ig1-ss input capacitance at gate 1 f = 1 MHz 2.6 3.1 pf C ig2-ss input capacitance at gate 2 f = 1 MHz 3 pf C oss output capacitance f = 1 MHz.9 pf C rss reverse transfer capacitance f = 1 MHz 15 3 ff F noise figure f = 1.7 MHz; G S =2mS; B S = 5 7 db f=mhz; Y S =Y Sopt 1 1. db f=mhz; Y S =Y Sopt 1.9 2.5 db G tr power gain f = 2 MHz; G S =2mS; B S =B Sopt ; 32.5 db G L =.5 ms; B L =B Lopt ; note 1 f=mhz; G S =2mS; B S =B Sopt ; 27 db G L =1mS; B L =B Lopt ; note 1 f=mhz; G S = 3.3 ms; B S =B Sopt ; 21 db G L =1mS; B L =B Lopt ; note 1 X mod cross-modulation input level for k = 1%; f w =5MHz; f unw =6MHz; note2 at db AGC 9 db V at 1 db AGC 95 db V at db AGC 15 db V Notes 1. Calculated from measured s-parameters. 2. Measured in Fig.35 test circuit. 21 Apr 25 5

BF123 25 2 V G2-S = V MCD935 3.5 V 3 V 2.5 V 2 MCD936 V G1-S = 1. V 1.7 V 15 1 2 V 1.6 V 1.5 V 1. V 1.3 V 5 1.5 V 1.2 V 1 V.5 1 1.5 2 2.5 V G1-S (V) 2 6 1 V DS (V) V DS =5V. T j =25 C. Fig.3 Transfer characteristics; typical values. V G2-S =V. T j =25 C. Fig. Output characteristics; typical values. 1 I G1 (μa) V G2-S = V MCD937 3.5 V 3 V y fs (ms) 3 MCD93 V G2-S = V 3.5 V 6 2.5 V 2 3 V 2 2 V 1.5 V 1 2 V 2.5 V.5 1 1.5 2 2.5 V G1-S (V) 5 1 15 2 25 V DS =5V. T j =25 C. V DS =5V. T j =25 C. Fig.5 Gate 1 current as a function of gate 1 voltage; typical values. Fig.6 Forward transfer admittance as a function of drain current; typical values. 21 Apr 25 6

BF123 12 MCD939 2 MCD9 12 1 2 3 5 I G1 (μa) 1 2 3 5 V GG (V) V DS =5V; V G2-S =V. T j =25 C. V DS =5V; V G2-S =V; T j =25 C. R G1 =62k (connected to V GG ); see Fig.35. Fig.7 Drain current as a function of gate 1 current; typical values. Fig. Drain current as a function of gate 1 supply voltage (= V GG ); typical values. 25 2 R G1 = 39 kω 7 kω 56 kω MCD91 6 kω 2 kω 2 MCD92 V GG = 5 V 62 kω 1 kω.5 V 15 12 V 3.5 V 1 3 V 5 2 6 1 V GG = V DS (V) 2 6 V G2-S (V) V G2-S =V; T j =25 C. R G1 connected to V GG ; see Fig.35. V DS =5V; T j =25 C. R G1 =62k (connected to V GG ); see Fig.35. Fig.9 Drain current as a function of gate 1 (= V GG ) and drain supply voltage; typical values. Fig.1 Drain current as a function of gate 2 voltage; typical values. 21 Apr 25 7

BF123 6 I G1 (μa) MCD93 V GG = 5 V.5 V handbook, gain halfpage reduction (db) 1 MCD9 V 3.5 V 2 2 3 V 3 2 6 V G2-S (V) 5 1 2 3 VAGC (V) V DS =5V; T j =25 C. R G1 =62k (connected to V GG ); see Fig.35. V DS =5V; V GG =5V; R G1 =62k ; f = 5 MHz; T amb =25 C. Fig.11 Gate 1 current as a function of gate 2 voltage; typical values. Fig.12 Typical gain reduction as a function of the AGC voltage; see Fig.35. 12 V unw (dbμv) 11 MCD95 2 MCD96 12 1 9 1 2 3 5 gain reduction (db) 1 2 3 5 gain reduction (db) V DS =5V; V GG =5V; R G1 =62k ; f = 5 MHz; f unw =6MHz; T amb =25 C. Fig.13 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.35. V DS =5V; V GG =5V; R G1 =62k ; f = 5 MHz; T amb =25 C. Fig.1 Drain current as a function of gain reduction; typical values; see Fig.35. 21 Apr 25

BF123 1 2 MGT5 1 3 MGT59 1 3 y is (ms) y rs (μs) ϕ rs 1 1 2 ϕ rs 1 2 b is 1 g is 1 y rs 1 1 1 1 1 2 1 3 f (MHz) 1 1 1 1 2 f (MHz) 1 3 V DS =5V; V G2 =V. =15mA; T amb =25 C. Fig.15 Input admittance as a function of frequency; typical values. V DS =5V; V G2 =V. =15mA; T amb =25 C. Fig. Reverse transfer admittance and phase as a function of frequency; typical values. 1 2 MGT59 1 2 1 MGT591 y fs (ms) y fs ϕ fs y os (ms) 1 b os 1 ϕ fs 1 1 1 g os 1 1 1 1 2 f (MHz) 1 3 V DS =5V; V G2 =V. =15mA; T amb =25 C. 1 2 1 1 2 1 3 f (MHz) V DS =5V; V G2 =V. =15mA; T amb =25 C. Fig.17 Forward transfer admittance and phase as a function of frequency; typical values. Fig.1 Output admittance as a function of frequency; typical values. 21 Apr 25 9

BF123 scattering parameters V DS =5V; V G2-S =V; =15mA; T amb =25 C f (MHz) MAGNITUDE (ratio) s 11 s 21 s 12 s 22 ANGLE MAGNITUDE (ratio) ANGLE MAGNITUDE (ratio) ANGLE MAGNITUDE (ratio) ANGLE 5.97 5.12 2.67 17.7.6 5.79.997 1.72 1.93 1.2 2.66..12 3.27.996 3.2 2.976 2.37 2.61 156.6.23 7.22.992 6.77 3.96 3.36 2.5 15.5.3 73.26.96 1.12.919.15 2.7 13.13.32 71..9 13.33 5.5 9.55 2.37 132.32.29 7.3.972.56 6.51 5.5 2.26 113.25.2 9.33.965 19.7 7.15 67.2 2.15 13.2.23 129.9.96 22.9.77 75.3 2.2 93.7.35 172.1.95 26.5 9.77 3.3 1.95..7 171.55.951 29.1 1.71 9.7 1.3 75.92.1 172..97 32.25 21 Apr 25 1

BF123 DYNAMIC CHARACTERISTICS AMPLIFIER b Common source; T amb =25 C; V G2-S =V; V DS =5V; = 12 ma; unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT y fs forward transfer admittance pulsed; T j =25 C 25 3 ms C ig1-ss input capacitance at gate 1 f = 1 MHz 1.7 2.2 pf C ig2-ss input capacitance at gate 2 f = 1 MHz pf C oss output capacitance f = 1 MHz.5 pf C rss reverse transfer capacitance f = 1 MHz 15 3 ff F noise figure f = 1.7 MHz; G S =2mS; B S = 9 11 db f=mhz; Y S =Y Sopt.9 1.5 db f=mhz; Y S =Y Sopt 1.1 1. db G tr power gain f = 2 MHz; G S =2mS; B S =B Sopt ; 3 db G L =.5 ms; B L =B Lopt ; note 1 f=mhz; G S =2mS; B S =B Sopt ; 3 db G L =1mS; B L =B Lopt ; note 1 f=mhz; G S = 3.3 ms; B S =B Sopt ; 25 db G L =1mS; B L =B Lopt ; note 1 X mod cross-modulation input level for k = 1%; f w =5MHz; f unw =6MHz; note2 at db AGC 9 db V at 1 db AGC 92 db V at db AGC 1 15 db V Notes 1. Calculated from measured s-parameters. 2. Measured in Fig.35 test circuit. 21 Apr 25 11

BF123 2 12 V G2-S = V 3.5 V 3 V MCD952 2.5 V 2 V 2 MCD953 V G1-S = 1.5 V 1. V 1.3 V 1.5 V 1.2 V 1.1 V 1 V 1 V.9 V.. 1.2 1.6 2 V G1-S (V) 2 6 1 V DS (V) V DS =5V. T j =25 C. Fig.19 Transfer characteristics; typical values. V G2-S =V. T j =25 C. Fig.2 Output characteristics; typical values. 1 I G1 (μa) V G2-S = V MCD95 3.5 V 3 V y fs (ms) 3 V G2-S = V MCD955 3.5 V 3 V 6 2.5 V 2 V 2 2.5 V 2 1.5 V 1 2 V 1 V.5 1 1.5 2 2.5 V G1-S (V) 12 2 V DS =5V. T j =25 C. V DS =5V. T j =25 C. Fig.21 Gate 1 current as a function of gate 1 voltage; typical values. Fig.22 Forward transfer admittance as a function of drain current; typical values. 21 Apr 25 12

BF123 2 MCD956 12 MCD957 12 1 2 3 5 I G1 (μa) 1 2 3 5 V GG (V) V DS =5V; V G2-S =V. T j =25 C. V DS =5V; V G2-S =V; T j =25 C. R G1 =12k (connected to V GG ); see Fig.35. Fig.23 Drain current as a function of gate 1 current; typical values. Fig.2 Drain current as a function of gate 1 supply voltage (= V GG ); typical values. 2 12 MCD95 R G1 = 6 kω 2 kω 1 kω 12 kω 15 kω 1 kω 22 kω 12 MCD959 V GG = 5 V.5 V V 3.5 V 3 V 2 6 V GG = V DS (V) 2 6 V G2-S (V) V G2-S =V; T j =25 C. R G1 connected to V GG ; see Fig.35. V DS =5V; T j =25 C. R G1 =12k (connected to V GG ); see Fig.35. Fig.25 Drain current as a function of gate 1 (= V GG ) and drain supply voltage; typical values. Fig.26 Drain current as a function of gate 2 voltage; typical values. 21 Apr 25 13

BF123 I G1 (μa) 3 MCD96 V GG = 5 V.5 V handbook, gain halfpage reduction (db) 1 MCD961 V 2 2 3.5 V 3 V 3 1 2 6 V G2-S (V) 5 1 2 3 VAGC (V) V DS =5V; T j =25 C. R G1 =12k (connected to V GG ); see Fig.35. V DS =5V; V GG =5V; R G1 = 12 k ; f = 5 MHz; T amb =25 C. Fig.27 Gate 1 current as a function of gate 2 voltage; typical values. Fig.2 Typical gain reduction as a function of the AGC voltage; see Fig.35. 12 MCD962 MCD963 V unw (dbμv) 11 12 1 9 1 2 3 5 gain reduction (db) 1 2 3 5 gain reduction (db) V DS =5V; V GG =5V; R G1 = 12 k ; f= 5 MHz; f unw =6MHz; T amb =25 C. Fig.29 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.35. V DS =5V; V GG =5V; R G1 = 12 k ; f = 5 MHz; T amb =25 C. Fig.3 Drain current as a function of gain reduction; typical values; see Fig.35. 21 Apr 25 1

BF123 1 2 MGT592 1 3 MGT593 1 3 y is (ms) y rs (μs) ϕ rs 1 1 2 ϕ rs 1 2 b is 1 1 y rs 1 g is 1 1 1 1 2 1 3 f (MHz) V DS =5V; V G2 =V. =12mA; T amb =25 C. 1 1 1 1 2 f (MHz) 1 3 V DS =5V; V G2 =V. =12mA; T amb =25 C. Fig.31 Input admittance as a function of frequency; typical values. Fig.32 Reverse transfer admittance and phase as a function of frequency; typical values. 1 2 MGT59 1 2 1 MGT595 y fs (ms) y fs ϕ fs y os (ms) 1 b os 1 1 ϕ fs 1 1 g os 1 1 1 1 2 f (MHz) 1 3 V DS =5V; V G2 =V. =12mA; T amb =25 C. 1 2 1 1 2 1 3 f (MHz) V DS =5V; V G2 =V. =12mA; T amb =25 C. Fig.33 Forward transfer admittance and phase as a function of frequency; typical values. Fig.3 Output admittance as a function of frequency; typical values. 21 Apr 25 15

BF123 handbook, full pagewidth V AGC R1 1 kω C1.7 nf C3.7 nf R GEN 5 Ω R2 5 Ω C2.7 nf R G1 DUT L1 2.2 μh C.7 nf R L 5 Ω V I V GG V DS MGS315 Fig.35 Cross-modulation test set-up (for one MOS-FET). scattering parameters V DS =5V; V G2-S =V; =12mA; T amb =25 C f (MHz) MAGNITUDE (ratio) s 11 s 21 s 12 s 22 ANGLE MAGNITUDE (ratio) ANGLE MAGNITUDE (ratio) ANGLE MAGNITUDE (ratio) ANGLE 5.9 3.3 2.93 6.5.6 7.62.99 1.5 1.97 6.6 2.92 172.11.13 6.2.993 2.92 2.91 13.19 2.9.9.25 2.3.99 5.72 3.969 19.1 2.7 156.59.36 76.76.96.57.957 26.2 2. 19.17.5 73.59.91 11.32 5.91 33. 2.79 11.7.51 71.13.975 1.22 6.925 39. 2.73 13.25.5 69.7.971 17. 7.97 5.9 2.67 126.1.55 6.3.966 19.92.9 51.93 2.6 119.56.55 6.55.95 22.77 9.27 57.2 2.5 112.7. 69.7.957 25.5 1.53 63.2 2.6 15.72.2 7.19.95 2.1 21 Apr 25

BF123 PACKAGE OUTLINE Plastic surface-mounted package; 6 leads SOT363 D B E A X y H E v M A 6 5 Q pin 1 index A 1 2 3 A1 c e1 bp w M B Lp e detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 bp c D E e e max 1 H E Lp Q v w y mm 1.1.1..3.2.25.1 2.2 1. 1.35 1.15 1.3.65 2.2 2..5.15.25.15.2.2.1 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT363 SC- -11-6-3-21 Apr 25 17

BF123 DATA SHEET STATUS DOCUMENT PRODUCT STATUS (1) STATUS (2) DEFINITION Objective data sheet Development This document contains data from the objective specification for product development. Preliminary data sheet Qualification This document contains data from the preliminary specification. Product data sheet Production This document contains the product specification. Notes 1. Please consult the most recently issued document before initiating or completing a design. 2. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. DEFINITIONS The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. DISCLAIMERS Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. 21 Apr 25 1

BF123 NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 613) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 21 Apr 25 19

provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power Management, Interface, Security and Digital Processing expertise Customer notification This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content, except for package outline drawings which were updated to the latest version. Contact information For additional information please visit: http://www.nxp.com For sales offices addresses send e-mail to: salesaddresses@nxp.com NXP B.V. 21 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands R77/3/pp2 Date of release: 21 Apr 25