74HC1G125; 74HCT1G125

Similar documents
The 74HC21 provide the 4-input AND function.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74AHC1G00; 74AHCT1G00

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Hex inverting Schmitt trigger with 5 V tolerant input

2-input EXCLUSIVE-OR gate

74AHC2G126; 74AHCT2G126

74AHC1G14; 74AHCT1G14

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

8-bit binary counter with output register; 3-state

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC1G125; 74HCT1G125

The 74LVC1G11 provides a single 3-input AND gate.

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

14-stage binary ripple counter

The 74LV08 provides a quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LVC1G02 provides the single 2-input NOR function.

8-bit serial-in/parallel-out shift register

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Octal bus transceiver; 3-state

The 74LV32 provides a quad 2-input OR function.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74AHC1G126; 74AHCT1G126

74AHC1G125; 74AHCT1G125

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74HC1G32-Q100; 74HCT1G32-Q100

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC1G02-Q100; 74HCT1G02-Q100

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

NXP 74HC_HCT1G00 2-input NAND gate datasheet

74HC1G14; 74HCT1G14. The standard output currents are half of those of the 74HC14 and 74HCT14.

Dual 2-to-4 line decoder/demultiplexer

Dual buffer/line driver; 3-state

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Dual buffer/line driver; 3-state

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

Octal D-type transparent latch; 3-state

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC154; 74HCT to-16 line decoder/demultiplexer

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74LV General description. 2. Features. 8-bit addressable latch

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74HC164; 74HCT bit serial-in, parallel-out shift register

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

74HC2G08-Q100; 74HCT2G08-Q100

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

74LVU General description. 2. Features. 3. Applications. Hex inverter

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

74AHC2G241; 74AHCT2G241

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC03-Q100; 74HCT03-Q100

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

Single supply translating buffer/line driver; 3-state

Bus buffer/line driver; 3-state

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

Octal buffer/line driver; 3-state

BF545A; BF545B; BF545C

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

Transcription:

Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (pin OE). HIGH level at pin OE causes the output to assume a high-impedance OFF-state. The bus driver output currents are equal compared to the 74HC125 and 74HCT125. Wide supply voltage range from 2.0 V to 6.0 V Symmetrical output impedance High noise immunity Low power consumption Balanced propagation delays ESD protection: HBM EI/JESD22-114-C exceeds 2000 V MM EI/JESD22-115- exceeds 200 V Very small 5 pins packages Specified from 40 C to+85 C and 40 C to +125 C Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f 6.0 ns. delay to Y V CC =5V; C L =15pF - 9 - ns Symbol Parameter Conditions Min Typ Max Unit 74HC1G125 t PHL, propagation t PLH C i input capacitance - 1.5 - pf C PD power dissipation capacitance V I = GND to V CC [1] - 30 - pf

4. Ordering information Table 1: Quick reference data continued GND = 0 V; T amb =25 C; t r =t f 6.0 ns. Symbol Parameter Conditions Min Typ Max Unit delay to Y V CC =5V; C L =15pF - 10 - ns 74HCT1G125 t PHL, propagation t PLH C i input capacitance - 1.5 - pf C PD power dissipation capacitance V I = GND to V CC 1.5 V [1] - 27 - pf [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. Table 2: Ordering information Type number Package Temperature range Name Description Version 74HC1G125 74HC1G125GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1 body width 1.25 mm 74HC1G125GV 40 C to +125 C SC-74 plastic surface mounted package; 5 leads SOT753 74HCT1G125 74HCT1G125GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; SOT353-1 body width 1.25 mm 74HCT1G125GV 40 C to +125 C SC-74 plastic surface mounted package; 5 leads SOT753 5. Marking Table 3: Marking Type number 74HC1G125GW 74HC1G125GV 74HCT1G125GW 74HCT1G125GV Marking code HM H25 TM T25 Product data sheet Rev. 05 23 December 2005 2 of 16

6. Functional diagram 2 1 OE Y 4 2 1 EN 4 mna118 mna119 Fig 1. Logic symbol Fig 2. IEC logic symbol Y OE mna120 Fig 3. Logic diagram 7. Pinning information 7.1 Pinning 74HC1G125GW 74HCT1G125GW 74HC1G125GV 74HCT1G125GV OE 1 5 V CC OE 1 5 V CC 2 2 GND 3 4 Y GND 3 4 Y 001aad948 001aad949 Fig 4. Pin configuration TSSOP5 Fig 5. Pin configuration SC-74 7.2 Pin description Table 4: Pin description Symbol Pin Description OE 1 output enable input (active LOW) 2 data input GND 3 ground (0 V) Y 4 data output V CC 5 supply voltage Product data sheet Rev. 05 23 December 2005 3 of 16

8. Functional description 9. Limiting values 8.1 Function table Table 5: Function table [1] Control Input Output OE Y L L L L H H H X Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. Table 6: Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V [1] - ±20 m I OK output clamping current V O < 0.5 V or [1] - ±20 m V O >V CC + 0.5 V I O output current V O = 0.5 V to (V CC + 0.5 V) [1] - ±35 m I CC quiescent supply - 70 m current I GND ground current - 70 m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C [2] - 200 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] bove 55 C the value of P tot derates linearly with 2.5 mw/k. Product data sheet Rev. 05 23 December 2005 4 of 16

10. Recommended operating conditions 11. Static characteristics Table 7: Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit 74HC1G125 V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature 40 +25 +125 C t r, t f input rise and fall times V CC = 2.0 V - - 1000 ns V CC = 4.5 V - - 500 ns V CC = 6.0 V - - 400 ns 74HCT1G125 V CC supply voltage 4.5 5.0 5.5 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature 40 +25 +125 C t r, t f input rise and fall times V CC = 4.5 V - - 500 ns Table 8: Static characteristics 74HC1G125 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] V IH HIGH-state input voltage V CC = 2.0 V 1.5 1.2 - V V CC = 4.5 V 3.15 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-state input voltage V CC = 2.0 V - 0.8 0.5 V V CC = 4.5 V - 2.1 1.35 V V CC = 6.0 V - 2.8 1.8 V V OH HIGH-state output voltage V I = V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 2.0 - V I O = 20 µ; V CC = 4.5 V 4.4 4.5 - V I O = 20 µ; V CC = 6.0 V 5.9 6.0 - V I O = 6.0 m; V CC = 4.5 V 3.84 4.32 - V I O = 7.8 m; V CC = 6.0 V 5.34 5.81 - V V OL LOW-state output voltage V I = V IH or V IL I O = 20 µ; V CC = 2.0 V - 0 0.1 V I O = 20 µ; V CC = 4.5 V - 0 0.1 V I O = 20 µ; V CC = 6.0 V - 0 0.1 V I O = 6.0 m; V CC = 4.5 V - 0.15 0.33 V I O = 7.8 m; V CC = 6.0 V - 0.16 0.33 V Product data sheet Rev. 05 23 December 2005 5 of 16

Table 8: Static characteristics 74HC1G125 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit I LI input leakage current V I = V CC or GND; V CC = 6.0 V - - 1.0 µ I OZ OFF-state output current V I = V IH or V IL ; V O = V CC or GND; - - 5 µ V CC = 6.0 V I CC quiescent supply current V I = V CC or GND; I O =0; - - 10 µ V CC = 6.0 V C i input capacitance - 1.5 - pf T amb = 40 C to +125 C V IH HIGH-state input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-state input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-state output voltage V I = V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 - - V I O = 20 µ; V CC = 4.5 V 4.4 - - V I O = 20 µ; V CC = 6.0 V 5.9 - - V I O = 6.0 m; V CC = 4.5 V 3.7 - - V I O = 7.8 m; V CC = 6.0 V 5.2 - - V V OL LOW-state output voltage V I = V IH or V IL I O = 20 µ; V CC = 2.0 V - - 0.1 V I O = 20 µ; V CC = 4.5 V - - 0.1 V I O = 20 µ; V CC = 6.0 V - - 0.1 V I O = 6.0 m; V CC = 4.5 V - - 0.4 V I O = 7.8 m; V CC = 6.0 V - - 0.4 V I LI input leakage current V I = V CC or GND; V CC = 6.0 V - - 1.0 µ I OZ OFF-state output current V I = V IH or V IL ; V O = V CC or GND; - - 10 µ V CC = 6.0 V I CC quiescent supply current V I = V CC or GND; I O =0; V CC = 6.0 V - - 20 µ [1] ll typical values are measured at T amb = 25 C. Product data sheet Rev. 05 23 December 2005 6 of 16

Table 9: Static characteristics 74HCT1G125 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V 2.0 1.6 - V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V - 1.2 0.8 V V OH HIGH-state output voltage V I = V IH or V IL ; V CC = 4.5 V I O = 20 µ 4.4 4.5 - V I O = 6.0 m 3.84 4.32 - V V OL LOW-state output voltage V I = V IH or V IL ; V CC = 4.5 V I O = 20 µ - 0 0.1 V I O = 6.0 m - 0.16 0.33 V I LI input leakage current V I = V CC or GND; V CC = 5.5 V - - 1.0 µ I OZ OFF-state output current V I = V IH or V IL ; V O = V CC or GND; - - 5 µ V CC = 5.5 V I CC quiescent supply current V I = V CC or GND; I O =0; V CC = 6.0 V - - 10 µ I CC additional quiescent supply current [1] ll typical values are measured at T amb = 25 C. V I = V CC 2.1 V; I O =0; V CC = 4.5 V to 5.5 V - - 500 µ C i input capacitance - 1.5 - pf T amb = 40 C to +125 C V IH HIGH-state input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-state input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-state output voltage V I = V IH or V IL ; V CC = 4.5 V I O = 20 µ 4.4 - - V I O = 6.0 m 3.7 - - V V OL LOW-state output voltage V I = V IH or V IL ; V CC = 4.5 V I O = 20 µ - - 0.1 V I O = 6.0 m - - 0.4 V I LI input leakage current V I = V CC or GND; V CC = 5.5 V - - 1.0 µ I OZ OFF-state output current V I = V IH or V IL ; V O = V CC or GND; - - 10 µ V CC = 5.5 V I CC quiescent supply current V I = V CC or GND; I O =0; V CC = 6.0 V - - 20 µ I CC additional quiescent supply current V I = V CC 2.1 V; I O =0; V CC = 4.5 V to 5.5 V - - 850 µ Product data sheet Rev. 05 23 December 2005 7 of 16

12. Dynamic characteristics Table 10: Dynamic characteristics 74HC1G125 Voltages are referenced to GND (ground = 0 V); CL = 50 pf unless otherwise specified; for test circuit see Figure 8 Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] t PHL, t PLH propagation delay to Y see Figure 6 V CC = 2.0 V - 24 125 ns V CC = 4.5 V - 10 25 ns V CC =5V; - 9 - ns C L =15pF V CC = 6.0 V - 8 21 ns t PZH, t PZL t PHZ, t PLZ 3-state output enable time OE to Y 3-state output disable time OE to Y [1] ll typical values are measured at T amb = 25 C. [2] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. see Figure 7 V CC = 2.0 V - 19 155 ns V CC = 4.5 V - 9 31 ns V CC = 6.0 V - 7 26 ns see Figure 7 V CC = 2.0 V - 18 155 ns V CC = 4.5 V - 12 31 ns V CC = 6.0 V - 11 26 ns C PD power dissipation capacitance V I = GND to V CC [2] - 30 - pf T amb = 40 C to +125 C t PHL, propagation delay t PLH V CC = 2.0 V - - 150 ns V CC = 4.5 V - - 30 ns V CC = 6.0 V - - 26 ns t PZH, t PZL t PHZ, t PLZ 3-state output enable time OE to Y 3-state output disable time OE to Y see Figure 7 V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 32 ns see Figure 7 V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 32 ns Product data sheet Rev. 05 23 December 2005 8 of 16

Table 11: Dynamic characteristics 74HCT1G125 Voltages are referenced to GND (ground = 0 V); CL = 50 pf unless otherwise specified; for test circuit see Figure 8 Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] t PHL, propagation delay to Y see Figure 6 t PLH V CC = 4.5 V - 11 30 ns V CC =5V; C L =15pF - 10 - ns t PZH, t PZL t PHZ, t PLZ C PD 3-state output enable time OE to Y 3-state output disable time OE to Y power dissipation capacitance [1] ll typical values are measured at T amb = 25 C. [2] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. V CC = 4.5 V; see Figure 7-10 35 ns V CC = 4.5 V; see Figure 7-11 31 ns V I = GND to V CC 1.5 V [2] - 27 - pf T amb = 40 C to +125 C t PHL, propagation delay to Y V CC = 4.5 V; see Figure 6 - - 36 ns t PLH t PZH, t PZL t PHZ, t PLZ 3-state output enable time OE to Y 3-state output disable time OE to Y V CC = 4.5 V; see Figure 7 - - 42 ns V CC = 4.5 V; see Figure 7 - - 38 ns Product data sheet Rev. 05 23 December 2005 9 of 16

13. Waveforms V I input GND t PHL t PLH Y output 001aad070 Fig 6. Measurement points are given in Table 12. Propagation delay data input () to output (Y) V I OE input GND t PLZ t PZL output LOW-to-OFF OFF-to-LOW V CC V OL V X t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND outputs enabled V Y outputs disabled outputs enabled mna644 Fig 7. Measurement points are given in Table 12. Logic levels: V OL and V OH are typical output voltage drop that occur with the output load. Enable and disable times Table 12: Measurement points Type Input Output V X V Y 74HC1G125 0.5V CC 0.5V CC V OL + 0.3 V V OH 0.3 V 74HCT1G125 1.3 V 1.3 V V OL + 0.3 V V OH 0.3 V Product data sheet Rev. 05 23 December 2005 10 of 16

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V CC V CC PULSE GENERTOR VI DUT VO RL S1 open RT CL 001aad983 Fig 8. Test data is given in Table 13. Definitions for test circuit: R T = Termination resistance should be equal to the output impedance Z o of the pulse generator C L = Load capacitance including jig and probe capacitance R L = Load resistor S1 = Test selection switch Load circuitry for measuring switching times Table 13: Test data Type Input Load S1 position V I t r, t f C L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ 74HC1G125 V CC 6 ns 15 pf, 50 pf 74HCT1G125 3 V 6 ns 15 pf, 50 pf 1 kω open GND V CC 1 kω open GND V CC Product data sheet Rev. 05 23 December 2005 11 of 16

14. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm SOT353-1 D E X c y H E v M Z 5 4 2 1 ( 3 ) θ 1 3 e b p e 1 w M detail X L p L 0 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.1 0 2 3 b p c D (1) E (1) e e 1 H E L L p v w y Z (1) θ 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.15 0.65 1.3 2.25 2.0 0.425 0.46 0.21 0.3 0.1 0.1 0.60 0.15 7 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT353-1 MO-203 SC-88 EUROPEN PROJECTION ISSUE DTE 00-09-01 03-02-19 Fig 9. Package outline SOT353-1 (TSSOP5) Product data sheet Rev. 05 23 December 2005 12 of 16

Plastic surface mounted package; 5 leads SOT753 D B E X y H E v M 5 4 Q 1 c 1 2 3 Lp e bp w M B detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT753 SC-74 02-04-16 Fig 10. Package outline SOT753 (SC-74) Product data sheet Rev. 05 23 December 2005 13 of 16

15. bbreviations Table 14: cronym CMOS ESD HBM TTL MM bbreviations Description Complementary Metal Oxide Semiconductor ElectroStatic Discharge Human Body Model Transistor-Transistor Logic Machine Model 16. Revision history Table 15: Revision history Document ID Release date Data sheet status Change notice Doc. number Supersedes 20051223 Product data sheet ECN05_085-74HC_HCT1G125_4 Modifications: The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors. In Table 6 Limiting values I O : changed max value ±12.5 into ±35 I CC : changed max value 25 into 70 I GND : changed max value 25 into 70 In Table 8 Static characteristics 74HC1G125 ; T amb = 40 C to+85 C V OH : changed condition I O = 2.0 m into I O = 6.0 m and min value from 4.13 into 3.84 V OH : changed condition I O = 2.6 m into I O = 7.8 m and min value from 5.63 into 5.34 V OL : changed condition I O = 2.0 m into I O = 6.0 m V OL : changed condition I O = 2.6 m into I O = 7.8 m In Table 8 Static characteristics 74HC1G125 ; T amb = 40 C to +125 C V OH : changed condition I O = 2.0 m into I O = 6.0 m V OL : changed condition I O = 2.0 m into I O = 6.0 m In Table 9 Static characteristics 74HCT1G125 ; T amb = 40 C to+85 C V OH : changed condition I O = 2.0 m into I O = 6.0 m and min value from 4.13 into 3.84 V OL : changed condition I O = 2.0 m into I O = 6.0 m and typ value from 0.15 into 0.16 In Table 9 Static characteristics 74HCT1G125 ; T amb = 40 C to +125 C V OH : changed condition I O = 2.0 m into I O = 6.0 m V OL : changed condition I O = 2.0 m into I O = 6.0 m 74HC_HCT1G125_4 20040727 Product specification - 9397 750 13725 74HC_HCT1G125_3 74HC_HCT1G125_3 20020517 Product specification - 9397 750 09718 74HC_HCT1G125_2 74HC_HCT1G125_2 20010302 Product specification - 9397 750 07966 74HC_HCT1G125_1 74HC_HCT1G125_1 19981110 Product specification - 9397 750 03693 - Product data sheet Rev. 05 23 December 2005 14 of 16

17. Data sheet status Level Data sheet status [1] Product status [2] [3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 18. Definitions Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 19. Disclaimers customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 20. Trademarks Notice ll referenced brands, product names, service names and trademarks are the property of their respective owners. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors 21. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com Product data sheet Rev. 05 23 December 2005 15 of 16

22. Contents 1 General description...................... 1 2 Features............................... 1 3 Quick reference data..................... 1 4 Ordering information..................... 2 5 Marking................................ 2 6 Functional diagram...................... 3 7 Pinning information...................... 3 7.1 Pinning............................... 3 7.2 Pin description......................... 3 8 Functional description................... 4 8.1 Function table.......................... 4 9 Limiting values.......................... 4 10 Recommended operating conditions........ 5 11 Static characteristics..................... 5 12 Dynamic characteristics.................. 8 13 Waveforms............................ 10 14 Package outline........................ 12 15 bbreviations.......................... 14 16 Revision history........................ 14 17 Data sheet status....................... 15 18 Definitions............................ 15 19 Disclaimers............................ 15 20 Trademarks............................ 15 21 Contact information.................... 15 Koninklijke Philips Electronics N.V. 2005 ll rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 23 December 2005 Document number: Published in The Netherlands