Chapter 6: Field-Effect Transistors

Similar documents
Lecture 11: J-FET and MOSFET

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

Chapter7. FET Biasing

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Chapter 13 Small-Signal Modeling and Linear Amplification

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Chapter 4 Field-Effect Transistors

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 7 DC BIASING FETS (CONT D)

SOME USEFUL NETWORK THEOREMS

The Gradual Channel Approximation for the MOSFET:

MOSFET Physics: The Long Channel Approximation

Field-Effect (FET) transistors

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Figure 1: MOSFET symbols.

ECE-305: Fall 2017 MOS Capacitors and Transistors

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

EE105 - Fall 2005 Microelectronic Devices and Circuits

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Metal-Oxide-Semiconductor Field Effect Transistor

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

à FIELD EFFECT TRANSISTORS

Biasing the CE Amplifier

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

DATA SHEET. BF246A; BF246B; BF246C; BF247A; BF247B; BF247C N-channel silicon junction field-effect transistors DISCRETE SEMICONDUCTORS

Monolithic N-Channel JFET Duals

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 12: MOSFET Devices

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Homework Assignment 09

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

GaN based transistors

Lecture 4: CMOS Transistor Theory

MOS Capacitors ECE 2204

MOS Transistor Properties Review

Lecture 3: CMOS Transistor Theory

JFET Homework. Nov. 4, 2007, rev. Nov. 12, 2015

2N5545/46/47/JANTX/JANTXV

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

6.012 Electronic Devices and Circuits

Current mechanisms Exam January 27, 2012

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 11: MOS Transistor

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

DATA SHEET. PMBFJ174 to 177 P-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

EE105 - Fall 2006 Microelectronic Devices and Circuits

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Introduction to Power Semiconductor Devices

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

(Refer Slide Time: 1:49)

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

EE105 Fall 2014 Microelectronic Devices and Circuits

2N4856JAN/JANTX/JANTXV Series. N-Channel JFETs. Vishay Siliconix

MOS Transistor Theory

Circle the one best answer for each question. Five points per question.

Introduction and Background

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

J/SST111 Series. N-Channel JFETs. Vishay Siliconix J111 SST111 J112 SST112 J113 SST113

ECE 546 Lecture 10 MOS Transistors

Monolithic N-Channel JFET Dual

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

CLASS 12&13 JFET PARAMETERS AND BIASING

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

2SJ182(L), 2SJ182(S)

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

6.012 Electronic Devices and Circuits

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistor I-V Characteristics and Parasitics

Monolithic N-Channel JFET Dual

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Session 0: Review of Solid State Devices. From Atom to Transistor

in Electronic Devices and Circuits

Device Models (PN Diode, MOSFET )

6.012 Electronic Devices and Circuits Spring 2005

EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

2SJ332(L), 2SJ332(S)

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

ECE315 / ECE515 Lecture-2 Date:

Metal-oxide-semiconductor field effect transistors (2 lectures)

Device Models (PN Diode, MOSFET )

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

DATA SHEET. PMBFJ308; PMBFJ309; PMBFJ310 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

MOSFET: Introduction

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Digital Electronics Part II - Circuits

2SJ280(L), 2SJ280(S)

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Semiconductor Physics fall 2012 problems

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

The Devices. Jan M. Rabaey

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

CPC3730CTR. 350V N-Channel Depletion-Mode FET (SOT-89) INTEGRATED CIRCUITS DIVISION

Transcription:

Chapter 6: Field-Effect Transistors slamic University of Gaza Dr. Talal Skaik

FETs vs. BJTs Similarities: Amplifiers Switching devices mpedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices. FETs have a higher input impedance. BJTs have higher gains. FETs are less sensitive to temperature variations and are more easily integrated on Cs. 2

FET Types JFET: Junction FET MOSFET: Metal Oxide Semiconductor FET D-MOSFET: Depletion MOSFET E-MOSFET: Enhancement MOSFET 3

JFET Construction There are two types of JFETs n-channel p-channel The n-channel is more widely used. There are three terminals: Drain (D) and Source (S) are connected to the n-channel Gate (G) is connected to the p- type material Water analogy for the JFET control mechanism. 4

JFET Operating Characteristics: GS = 0, DS some positive value When GS = 0 and DS is increased from 0 to a more positive voltage: The depletion region between p- gate and n-channel increases. ncreasing the depletion region, decreases the size of the n- channel which increases the resistance of the n-channel. Even though the n-channel resistance is increasing, the current ( D ) from source to drain through the n-channel is increasing. This is because DS is increasing. 5

JFET Operating Characteristics: GS = 0, DS some positive value D versus DS for GS = 0. 6

JFET Operating Characteristics: Pinch Off f GS = 0 and DS is further increased to a more positive voltage, then the depletion zone gets so large that it pinches off the n-channel. As DS is increased beyond P, the level of D remains the same ( D = DSS ). DSS is the maximum drain current for a JFET and is defined by the conditions GS =0 and DS > P. 7

JFET Operating Characteristics, GS <0 As GS becomes more negative, the depletion region increases. The more negative GS, the resulting level for D is reduced. Eventually, when GS = P (-ve) [ P = GS(off) ], D is 0 ma. (the device is turned off. The level of GS that results in D =0 ma is defined by GS = P, with P being a negative voltage for n-channel devices and a positive voltage for p-channel JFETs. Application of a negative voltage to the gate of a JFET. 8

JFET Operating Characteristics n-channel JFET characteristics with DSS = 8 ma and P = -4. 9

JFET Operating Characteristics: oltage-controlled Resistor The region to the left of the pinch-off point is called the ohmic region. The JFET can be used as a variable resistor, where GS controls the drain-source resistance (r d ). As GS becomes more negative, the resistance (r d ) increases. r d 1 r o GS P 2 where r o is the resistance with GS =0 and r d is the resistance at a particular level of GS. 10

p-channel JFETS The p-channel JFET behaves the same as the n-channel JFET, except the voltage polarities and current directions are reversed. 11

p-channel JFET Characteristics As GS increases more positively The depletion zone increases D decreases ( D < DSS ) Eventually D = 0 A Also note that at high levels of DS the JFET reaches a breakdown situation: D increases uncontrollably if DS > DSmax. 12

JFET Symbols JFET symbols: (a) n-channel; (b) p-channel. 13

(a) GS = 0, D = DSS ; (b) cutoff ( D = 0 A) GS less than (more negative than) the pinch-off level; (c) D is between 0 A and DSS for GS 0 and greater than the pinch-off level. 14

JFET Transfer Characteristics n a BJT, indicates the relationship between B (input) and C (output). n a JFET, the relationship of GS (input) and D (output) is a little more complicated (Shockley s equation): D DSS 1 GS P 2 William Bradford Shockley (1910 1989) 15

JFET Transfer Curve This graph shows the value of D for a given value of GS. 16

Plotting the JFET Transfer Curve Using DSS and p ( GS(off) ) values found in a specification sheet, the transfer curve can be plotted according to these three steps: Step 1 Solving for GS = 0 Step 2 D DSS D = DSS DSS Solving for GS = p ( GS(off) ) D = 0A D 1 1 Step 3 2 GS Solving for GS = 0 to p D DSS 1 i.e. For GS = -1 2 GS P GS P 1 D 8mA 1 4.5mA 4 2 P 2 Conversely, for a given D, GS can be obtained: GS P 1 D DSS 17

Example 6.1 Sketch the transfer curve defined by DSS =12 ma and P =-6. D DSS 1 GS P 2 GS P 1 D DSS 18