Gate-Level Minimization

Similar documents
Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 7: Karnaugh Map, Don t Cares

UNIT 5 KARNAUGH MAPS Spring 2011

Unit 2 Session - 6 Combinational Logic Circuits

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

MC9211 Computer Organization

Karnaugh Maps Objectives

Chap 2. Combinational Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Chapter 2 Combinational Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Digital Logic Design. Combinational Logic

CHAPTER III BOOLEAN ALGEBRA

Number System conversions

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

CHAPTER III BOOLEAN ALGEBRA

ELC224C. Karnaugh Maps

ENG2410 Digital Design Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits

EEE130 Digital Electronics I Lecture #4

Midterm1 Review. Jan 24 Armita

CHAPTER 5 KARNAUGH MAPS

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Chapter 2. Digital Logic Basics

Digital Circuit And Logic Design I. Lecture 4

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

Review for Test 1 : Ch1 5

CHAPTER 7. Exercises 17/ / /2 2 0

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Karnaugh Map & Boolean Expression Simplification

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Chapter-2 BOOLEAN ALGEBRA

This form sometimes used in logic circuit, example:

Systems I: Computer Organization and Architecture

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Chapter 2. Boolean Algebra and Logic Gates

Logic Design. Chapter 2: Introduction to Logic Circuits

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Week-I. Combinational Logic & Circuits

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Boolean Algebra, Gates and Circuits

UNIT 3 BOOLEAN ALGEBRA (CONT D)

CHAPTER1: Digital Logic Circuits Combination Circuits

CHAPTER 2 BOOLEAN ALGEBRA

211: Computer Architecture Summer 2016

Lecture 2 Review on Digital Logic (Part 1)

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Logic Design I (17.341) Fall Lecture Outline

CHAPTER 3 BOOLEAN ALGEBRA

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Optimizations and Tradeoffs. Combinational Logic Optimization

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Chapter 2 Combinational Logic Circuits

Boolean Algebra and Logic Gates

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Unit 2 Boolean Algebra

Standard Expression Forms

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

DIGITAL ELECTRONICS & it0203 Semester 3

Chapter 4 BOOLEAN ALGEBRA AND THEOREMS, MINI TERMS AND MAX TERMS

Combinational Logic Fundamentals

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

ECE 238L Boolean Algebra - Part I

Combinatorial Logic Design Principles

Chapter 2 Boolean Algebra and Logic Gates

Signals and Systems Digital Logic System

Boolean Algebra and Logic Simplification

CSE 140 Midterm I - Solution

Unit 2 Boolean Algebra

Chapter 2 Boolean Algebra and Logic Gates

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Cs302 Quiz for MID TERM Exam Solved

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Chapter 3. Boolean Algebra. (continued)

Chapter 2 Combinational Logic Circuits

WEEK 3.1 MORE ON KARNAUGH MAPS

Chapter 2 Boolean Algebra and Logic Gates

EC-121 Digital Logic Design

Minimization techniques

Boolean Algebra & Logic Gates. By : Ali Mustafa

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Logic Gate Level. Part 2

EEA051 - Digital Logic 數位邏輯 吳俊興高雄大學資訊工程學系. September 2004

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

Karnaugh Maps (K-Maps)

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

L2: Combinational Logic Design (Construction and Boolean Algebra)

Chapter 7 Logic Circuits

Every time has a value associated with it, not just some times. A variable can take on any value within a range

Chapter 2 : Boolean Algebra and Logic Gates

BOOLEAN ALGEBRA TRUTH TABLE

CSE 140: Components and Design Techniques for Digital Systems

CSE20: Discrete Mathematics for Computer Science. Lecture Unit 2: Boolan Functions, Logic Circuits, and Implication

Logic. Combinational. inputs. outputs. the result. system can

Transcription:

Gate-Level Minimization Dr. Bassem A. Abdullah Computer and Systems Department Lectures Prepared by Dr.Mona Safar, Edited and Lectured by Dr.Bassem A. Abdullah

Outline 1. The Map Method 2. Four-variable Map 3. Five-variable Map 4. Product of Sums Simplification 5. Don t-care Conditions 6. NAND and NOR Implementation 7. Other Two-level Implementations 8. Exclusive-OR Function

Karnaugh Map (K-Map) Simplification Method 1. A pictorial form of truth table 2. Express any Boolean function as sum of minterms (SoP) 3. Simplify a Boolean function in SoP or PoS standard forms

Two-variable K-map Presents the four minterms of a twovariable function as follows:

Representation of functions in a K-map F = xy

Representations of functions in a K-map F = x + y = xy + xy + x y = m 2 + m 3 + m 1 = (1, 2, 3)

Simplification of functions in a K-map F = (2, 3) = xy + xy = x(y+y ) = x.1 = x y x X X y y 0 1 2 3 1 1

K-map Simplification of a Two-variable Function 1 square (minterm) represents a term of 2 literals 2 adjacent squares represent a term of 1 literal 4 adjacent squares represent the function 1

Three-variable K-map (F(x, y, z)) Presents the eight minterms of a threevariable function as follows: Gray code: only one variable changes between 2 adjacent positions

Representation of functions in a K-map F = x y + xy = x yz + x yz + xy z + xy z = m 2 + m 3 + m 4 + m 5 = (2, 3, 4, 5)

Simplification of functions in a K-map

Simplification of functions in a K-map F = (3, 4, 6, 7) = yz + xz

K-map Simplification of a Three-variable Function 1 square (minterm) represents a term of 3 literals 2 adjacent squares represent a term of 2 literal 4 adjacent squares represent a term of 1 literal 8 adjacent squares represent the function 1

Example

Example

Four-variable K-map (F(w, x, y, z)) Presents the sixteen minterms of a fourvariable function as follows:

K-map Simplification of a Four-variable Function 1 square (minterm) represents a term of 4 literals 2 adjacent squares represent a term of 3 literal 4 adjacent squares represent a term of 2 literal 8 adjacent squares represent a term of 1 literal 16 adjacent squares represent the function 1

Example F(w, x, y, z) = (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14) = y + w z + xz

Example F(A, B, C, D) = A B C + B C D + A BCD + AB C = B D + B C + A CD

Prime Implicants and Essential Prime Implicants Prime Implicant: A product term containing the maximum possible number of adjacent squares in the k-map. Essential Prime Implicant: A prime implicant that contains a minterm that is covered by only one prime implicant.

Example F = (0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15) = BD + B D + CD + AD = BD + B D + CD + AB = BD + B D + B C + AD = BD + B D + B C + AB Essential Prime Implicants

Five-variable K-map (F(A, B, C, D, E)) Presents the 32 minterms of a five-variable function as follows:

Example F = (0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31) = A B E + BD E + ACE

Example F = (0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31) = A B E + BD E + ACE

Simplify function in SoP and PoS F(A, B, C, D) = (0, 1, 2, 5, 8, 9, 10) = B D + B C + A C D

Simplify function in SoP and PoS F(A, B, C, D) = (0, 1, 2, 5, 8, 9, 10) = B D + B C + A C D F = (F ) = (AB + CD +BD ) = (A + B )(C + D )(B + D)

Gate Implementation

Don t-care Terms (x) A don t care term is a combination of variables whose logical value is not specified. Example: BCD has 6 don t-care terms

Simplification in Presence of Don t-care Terms (x) A don t care term can be assigned logic 1 or zero for simplification

Example F(w, x, y, z) = (1, 3, 7, 11, 15) With don t care terms d = (0, 2, 5)

NAND and NOR Gates NAND and NOR gates are easier to fabricate with electronic components. NAND and NOR gates are universal gates; any combinational digital system can be implemented with NAND gates only or NOR gates only. NAND and NOR gates are the basic gates in all IC digital family.

NAND Gate

Two Symbols for NAND Gates DeMorgan s: (xyz) = x + y +z

Two-Level Implementation with NAND Gates F = AB + CD = [(AB) (CD) ]

Example: Implement F(x, y, z) = (1, 2, 3, 4, 5, 7) F = xy + x y + z

Example F(A, B, C, D) = A(CD + B) + BC

Example F(A, B, C, D) = (AB + A B)(C+D )

NOR Gate

Two Symbols for NOR Gates DeMorgan s: (x+y+z) = x. y. z

Two-Level Implementation with NOR Gates F = (A+B)(C+D)E

Example F(A, B, C, D) = (AB + A B)(C+D )

Implementation with other two-level forms

Implementation F with the 4 two-level forms F = (x y + xy + z) AND-NOR NAND-AND

Implementation F with the 4 two-level forms F = ((x+y+z) (x +y +z)) OR-NAND NOR-OR

Exclusive-OR (XOR) Exclusive-OR x y xy + x y Exclusive-NOR (x y) xy + x y Commutative x y = y x Associative (x y) z = x (y z) Primitive Exclusive-OR Operations x 0 = x x 1 = x x x = 0 x x = 1 x y = x y = (x y)

Odd versus Even function

Parity Data transmission System (Parity Generator/Checker)

Even Parity Generator

Even Parity Checker

Logic Implementation of Parity Generator and Checker