Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Similar documents
Sample-and-Holds David Johns and Ken Martin University of Toronto

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Operational Amplifiers

EE100Su08 Lecture #9 (July 16 th 2008)

ECE Spring 2017 Final Exam

Design of Analog Integrated Circuits

ECE Spring 2015 Final Exam

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

D is the voltage difference = (V + - V - ).

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010

Lecture 4: Feedback and Op-Amps

Time Varying Circuit Analysis

ECE 201 Fall 2009 Final Exam

Physics 1252 Exam #3E (Make-Up)

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

EE247 Analog-Digital Interface Integrated Circuits

System on a Chip. Prof. Dr. Michael Kraft

Electrical Circuits Lab Series RC Circuit Phasor Diagram

EECS 312: Digital Integrated Circuits Midterm Exam Solutions 12 March 2009

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

Lecture 10, ATIK. Data converters 3

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

Midterm Exam 2. Prof. Miloš Popović

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology

Physics Exam II

Texas A & M University Department of Mechanical Engineering MEEN 364 Dynamic Systems and Controls Dr. Alexander G. Parlos

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

SWITCHED CAPACITOR AMPLIFIERS

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

PHYS 272 (Spring 2018): Introductory Physics: Fields Homeworks

Do not fill out the information below until instructed to do so! Name: Signature: Section Number:

Switched Capacitor: Sampled Data Systems

Print Name : ID : ECE Test #1 9/22/2016

Chapter 2 Switched-Capacitor Circuits

1. How much charge is stored in a capacitor, whose capacitance C = 2µF, connected to a 12V battery?

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Phy207 Exam II (Form1) Professor Zuo Fall Semester Signature: Name:

Exam 3--PHYS 102--S14

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 16

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010

Physics 212. Lecture 9. Electric Current

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

EE-202 Exam III April 6, 2017

EECS 312: Digital Integrated Circuits Final Exam Solutions 23 April 2009

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

55:041 Electronic Circuits The University of Iowa Fall Final Exam

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Homework 5. This homework is due February 29, 2016, at Noon.

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Lecture 37: Frequency response. Context

University of California at Berkeley College of Engineering Dept. of Electrical Engineering and Computer Sciences. EECS 40 Midterm II

ECE 3065: Electromagnetics TEST 2 (Spring 2004)

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

RC Circuits (32.9) Neil Alberding (SFU Physics) Physics 121: Optics, Electricity & Magnetism Spring / 1

Electronics II. Final Examination

OPAMPs I: The Ideal Case

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007.

MAE140 Linear Circuits Fall 2016 Final, December 6th Instructions

Physics 1252 Exam #3A

Physics 364, Fall 2012, reading due your answers to by 11pm on Thursday

Homework Assignment 11

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. EGR 224 Spring Test II. Michael R. Gustafson II

Problem Solving 8: Circuits

Physics 1252 Exam #3B

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

PH2200 Practice Exam II Summer 2003

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

EE247 Lecture 16. Serial Charge Redistribution DAC

EAS327 Environmental Instrumentation Mid-term 13 Feb,2003

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

PRELIMINARY EXAMINATION Department of Physics University of Florida Part A, January, 2012, 09:00 12:00. Instructions

PRACTICE EXAM 1 for Midterm 2

GEORGIA INSTITUTE OF TECHNOLOGY SCHOOL of ELECTRICAL & COMPUTER ENGINEERING FINAL EXAM. COURSE: ECE 3084A (Prof. Michaels)

'XNH8QLYHUVLW\ (GPXQG73UDWW-U6FKRRORI(QJLQHHULQJ. ECE 110 Fall Test II. Michael R. Gustafson II

Phys 2025, First Test. September 20, minutes Name:

Operational Amplifiers

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

ECEN 610 Mixed-Signal Interfaces

PHYS 1102 EXAM - II. SECTION: (Circle one) 001 (TH 9:30 AM to 10:45AM) 002 (TH 3:30 PM to 4:45 PM) You have 1 hr 45 minutes to complete the test

Operational amplifiers (Op amps)

ECE 202 Fall 2013 Final Exam

PHYS225 Lecture 9. Electronic Circuits

EE-202 Exam III April 13, 2015

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

Physics 2135 Exam 2 October 18, 2016

EE371 - Advanced VLSI Circuit Design

IMPORTANT Read these directions carefully:

San Jose State University Department of Electrical Engineering. Exam 2 Solution. EE 098-MIT 6.002x Fall 2012

Summary Last Lecture

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Transcription:

Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions ID number This is a close-book, close-note exam. However, you can bring up to two sheets of equations with you. For this exam no computer access is permitted. Show your work and reasoning for partial credits. Remember to write you name on each page. Please consider the following honor pledge. I have neither given nor received any unauthorized assistance on this exam. Signature 1

First name Solutions Last name Solutions 1. In the following RL circuit: (a) What does this circuit do? (b) Find an expression for the input referred noise. (c) How does this circuit compare with an RC for the same function in terms of noise performance? (d) If we add a capacitor in parallel with R, how will the noise performance be affected? (e) Find an expression for the input referred noise with both L and C components. Solution (1) (a) Low-pass filter (b) If we assume that the resistor thermal noise voltage source is located between R and ground, output noise will be as follow., = 4 where = ( = 4 ) ( )= 4 ( Here the output noise voltage has a high-pass filter shape:,,() =4 ( ) 1+( ) =4 1 =4 1 1+( = ) ) ( ) =4 ( ) +1 1 1+ ( ) 2

(c) Since the thermal noise passes through the high-pass filter, the RMS output noise of this LR circuit becomes infinite. Therefore, in terms of noise performance, this LR low-pass filter is different from an RC low-pass filter, in which the thermal noise also passes through the low-pass filter and the output noise becomes KT/C. (d) With both L and C, and assuming L/R > 1/RC, the circuit will turn into a bandpass filter. Therefore, the noise will have a finite value. (e), =4/ ( + +)-1,() =4/ 1 + 1 + 3

First name Solutions Last name Solutions 2. In the following switch-capacitor circuit: (a) What is the function of this circuit and how does it work (briefly)? (b) Draw the timing diagram of Φ 1, Φ 2, and Φ 3 for this circuit to operate properly. (c) Draw the schematic diagram of a traditional continuous-time circuit performing the same function. (d) Name two potential advantages and one disadvantage of this circuit in comparison with the continuous-time circuit in (c). (e) Find an expression for the transfer function of this circuit assuming that the clock frequency is much higher than V in bandwidth. (f) Briefly explain the effects of charge injection and clock feed-through on the performance of this circuit. (g) Suggest two ways for reducing the effects of charge injection and clock feed-through in this circuit, and draw the schematic diagram of the modified circuit. Solution (2) (a) Switched-capacitor based amplifier. Both C H and C F are initially charged to v in -v offset. Then charge in C H is transferred to C F, amplifying V in while defining a new value for Vout. (b) t 1 t 2 t 3 (c) 4

(d) Advantages: (1) The amplifier can also cancel the offset voltage of the OpAmp. (2) No static power is needed in the feedback loop. Therefore, an OTA will be sufficient. (3) No thermal noise is generated from the capacitors. Disadvantages: (1) High-frequency clock which should be much higher than Vin bandwidth is needed. (2) Switches induce KT/C noise. (3) Charge injection and clock feed-through. (e) After t 2, both C H and C F are initially charged to v in -v offset : Q total2 = C H (v in -v offset ) + C F (v in -v offset ) After t 3, V CH = 0V-v offset, and V CF = v out -v offset, and Q total3 = C H (0-v offset ) + C F (v out -v offset ) Due to conservation of charge and the fact that C H and C F are connected in series, Q total2 = Q total3 Therefore: v out = v in * (1 + C H /C F ) (f) Φ 1 charge injection: This is independent of v in because the negative terminal of the OpAmp is at GND or V cm. Therefore, this charge only creates an offset which can be removed by the following stage or after digitization. Φ 2 charge injection: This is dependent on v in, however, when Φ 2 opens, the right size of both switches face high impedance. i.e. current cannot flow into C H and C F, and therefore will return mostly back into the v in node. Φ 3 charge injection: This is dependent on v in, however, when Φ 3 opens, similar to Φ 2, the current will have a difficult time passing through C H and C F. Therefore, the current chooses to flow into the lower resistance path, i.e. the output node and the GND. (g) 1. Add dummy switches. 2. Use a fully-differential amplifier structure: 5

First name Solutions Last name Solutions 3. In the following common-source amplifier find expressions for: (a) Input referred noise voltage. (b) Input referred noise current. (c) Suggest three ways to reduce noise in this circuit. Solution (3) (a),, =4 + =,, ( ) + ( ) =4 2 + 3 ( ) 1 + 4 (b), =, =, (2 ) (c) 1. Increase g m1 (increase W1/L1) to reduce all noises according to V 1,noise expression. 2. Increase R D to reduce thermal noise of R D. 3. Increase W1 L1 to reduce 1/f noise of M 1. 6