PCnet-FAST+ Am79C PQFP

Similar documents
AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

SVS 5V & 3V. isplsi_2032lv

PCIextend 174 User s Manual

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

Balanced preamp - Digital control

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

Reference Schematic for LAN9252-HBI-Multiplexed Mode

RTL8211DG-VB/8211EG-VB Schematic

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

Channel V/F Converter

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

HIgh Voltage chip Analysis Circuit (HIVAC)

CD300.

All use SMD component if possible

HF SuperPacker Pro 100W Amp Version 3

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

NOTE: please place R8 close to J1

Quickfilter Development Board, QF4A512 - DK

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

Renesas Starter Kit for RL78/G13 CPU Board Schematics

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

U1-1 R5F72115D160FPV

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

CONTENTS: REVISION HISTORY: NOTES:

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

PA50 Amplifier Operation and Maintenance Manual

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

10K. 2W 5per 450V R pf 500V 1/2W. 1per 250K A R K C12 250K L. 1/2W 1per V R10 C10 1/2W. 1per .022 R18 400V R12 LOW 1M A 22.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

MJE182 Q714 1N914 R714 68R R724 68R MJE172 1N914 Q724 RXE v J8-6 DISCRETE OPAMP DOA-68 USING IN P300 J8-6 R u/16V 22R + C104 R R

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

Evaluation Board for Socket Modems

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Calypso Customer EVB 324 BGA Daughter Card (X-MPC574XG-324DS)

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

PAGENET88 ZONE PAGING SYSTEM

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

R5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559

Elecraft K2 Preselector Mod

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

Stand by & Multi Block

power_block GND 3.3V 5V Data_dram d_cs* d_we* d_cas* d_dqm d_data[31:0] d_addr[11:0] Control_dram c_dqm c_data[31:0] c_addr[9:0] c_ras*

POWER Size Document Number Rev Date: Friday, December 13, 2002

XO2 DPHY RX Resistor Networks

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

Quad SPST CMOS Analog Switches

3JTech PP TTL/RS232. User s Manual & Programming Guide

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

A01 REVISIONS DWG-CONV, DC-DC, 24VI, 5.1VO RELEASE RLS 7/18/01. Supplier Change Restrictions

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

I2 C Compatible Digital Potentiometers AD5241/AD5242

VFD CONTROLLER DISPLAY BOARD ASSEMBLY REV D

INFORMATION TECHNOLOGY SYSTEMS SPDs FOR 19 TECHNOLOGY. NET Protector Surge Arrester. Protects switches, HUBs and telecommunication

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Transcription:

NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP NI LT P NetPHY-LP_LT_ SHEMTI IGRM SIZE RWING NO. REV ate: Sheet of OR NO. OPYRIGHT M VNE MIRO EVIES /E# FRME# PR EVSEL# PI_LK /E0# INT# /E# TRY# ISEL /E# IRY# RX RX RX RX0 RX_V LE#/SRLK OL RS M MIO PWR_GOO 0 0 0 0 TX0 RTX_LK TX TX_LK RXLK TK TO TI EEI/LE0# EEI/LE0# EEO/LE# EEO/LE# EES PI_RST# EU_E0 EU_E EU_E EU_E EU_E EU_E EU_E EU_E S_EOE# E E E0 E E E E E E0 E E E E E E E EROMS# EWE# EES EEI/LE0# EES WUMI# EEI/LE0# WUMI# EEO/LE# EESK/LE# EESK/LE# EESK/LE# EESK/LE# [:0] EU_E[:0] E[:] E[:0] TX TX R.K R K 0.UF R 0R0 R K 0.0UF U m FPX-0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 /E0# /E# /E# /E# ISEL FRME# IRY# TRY# EVSEL# PR INT# RST# LK V_PI0 V_PI V_PI V_PI V_PI V_PI V_PI V_PI V_PI VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS V0 V V V V V V0 V V V V V V WUMI# PG TK T0 TI VSS0 VSS VSS VSS VSS VSS VSS VSS E EEO/LE# LE#/SRLK EEI/LE0# PHY_RST TX TX TX0 TX_LK RX0 RX_V OL RS M MIO T_IN T_EN EU_E0 EU_E EU_E EU_E EU_E EU_E EU_E EU_E E E0 E E E E E E0 E E E E E E E EROMS# EWE# S_EOE# ELK RX RX RX TX RX_LK EES EESK/LE# ER# GREEN GREEN T LE -0 LE-ILEVEL K K R.K 0.UF 0.0UF 0.UF + T UF [] 0.UF 0.0UF + T UF [] U T IP S SK I O ORG V N U T SO S SK I O ORG V N 0.0UF 0 0.UF R.K R 0K R 0K R.K /E# /E# /E# /E0# RX RX RX RX0 RX_V RX_LK M RS MIO PR ISEL FRME# IRY# TRY# EVSEL# INT# PI_LK TX TX TX TX0 EEI/LE0# LE#/SRLK TX_LK OL TK TI TO PI_RST# S_EOE# EWE# EROMS# PWR_GOO

EU_E[:0] 0.UF LK PR U L LVX SO 0 U S_EOE# S_EOE# EU_E0 S_EOE# LK PR L0 L LVX SO E[:] EROMS# EWE# EU_E0 EU_E EU_E EU_E EU_E EU_E EU_E EU_E E E E0 E E E E E L0 EROMS# S_EOE# EWE# 0 0 0 E# OE# WE U V VSS 0 0 MLV00-RJ MP- YES E0 E E E E E E E 0.UF E[:0] VNE MIRO EVIES OPYRIGHT M SHEMTI IGRM NetPHY-LP NI LT P SIZE RWING NO. OR NO. REV NetPHY-LP_LT_ NetPHY-LP_LT_ ate: Wednesday, ugust, Sheet of

"SPEE" "LINK" NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP NI LT P NetPHY-LP_LT_ SHEMTI IGRM SIZE RWING NO. REV ate: Sheet of OR NO. OPYRIGHT M VNE MIRO EVIES RX_LK TX_LK RX TX TX RX0 RRX_LK M TX0 MIO RX_V RX TX RX RS OL IREF LE#/SRLK EEI/LE0# XTLN XTLP _T R0 0K Y MHZ SMXTL X X R.K pf 0.UF 0 0.uF 0.UF 0.UF 0.UF 0.UF 0.UF 0.uF F SM_E R0 0.UF R K pf R R R R0 YELLOW LF GREEN RT RJ RJHS RJHS 0 K K + - + - F F RLOK RLOK GLE_K GLE_ YLE_K YLE_ R K R R0 R R 000pF 0 KV R K R R 0.UF R R R R NetPHY-LP U- m SFPX-0 0 0 0 0 T PLLV PLL O OV EV PV RVV RV O OV TV TV T REFV REF E V V TX : RX : T PE0 PE0 0 _P TX_P _P _P RX_P _P _S RX_S _S _S TX_S _S R NetPHY-LP U- m SFPX-0 0 0 0 0 PSP ISOEF ISO REFLK LK URN_IN RST# PWRN PHY[]/0 PHY[]/0 PHY[]/0+ PHY[]/0 PHY[0]/0 GPIO[0]/0-/Wire GPIO[]/TP LEPX#/LETX LESP[]#/LETX/LKEN# NEG TEH_SEL[0]/LINK_T TEH_SEL[]/SPSEL TEH_SEL[]/PX LELNK#/LE_0LNK/LE_PSP_S LETX#/LET LERX#/LESEL LEOL#/SRM_EN# LESP[0]#/LET/FX_SEL# INTR RS/0RS OL/0OL XTL+ XTL- IREF FXT- FXT+ TEST TEST/FXR+ TEST0/FXR- TEST/SI+ RPTR MIO M RX[] RX[] RX[] RX[0]/0RX RX_V RX_LK/0RXLK /RX[] /TX[] TX_LK/0TXLK/PSP_LK /0TXEN TX[0]/0TX TX[] TX[] TX[] R0 K R 0K R R 0.UF 0.UF 000pF 0 KV R R0 R 0R0 RX TX0 TX RX0 TX RX_LK MIO M RX RX_V TX RX TX_LK RS OL EEI/LE0# LE#/SRLK

PI us Interface Tools are part of board, not components. NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP NI LT P NetPHY-LP_LT_ SHEMTI IGRM SIZE RWING NO. REV ate: Sheet of OR NO. OPYRIGHT M VNE MIRO EVIES /E# 0 0 TK 0 TI INT# TO /E# 0 /E# /E0# PI_RST# [:0] +.V +.V +.V +.V +.V +.V +.V +.V PI_+V PI_+V PI_+V PI_+V PI_+V FRME# PI_LK ISEL PR IRY# TRY# EVSEL# ZTR0 ZTR ZTR ZTR0 ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR Z Z Z R G0 LNKPI PI- PIUNIVERSL 0 0 0 0 0 0 0 PI- PIUNIVERSL 0 0 -V +V +V +V +V +V +V +V +V +.V +.V +.V +.V +.V +.V +.V +.V +.V +.V +.V +.V +V ZTR ZTR ZTR PI- PIUNIVERSL 0 0 0 0.-UX TRST# TK TO TI INT# INT# INT# INT# PRSNT# PRSNT# RST# LK /E# /E# /E# /E0# ISEL FRME# IRY# TRY# EVSEL# LOK# SONE SO# PR K# ZTR ZTR ZTR ZTR0 ZTR ZTR ZTR ZTR ZTR Z TOOLHOLE 0.0UF 0.0UF 0 0.0UF + T 0UF [] + T 0UF [] 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF 0.UF 0.UF 0.0UF 0.UF 0 0.0UF Z TOOLHOLE 0.0UF 0.0UF 0.0UF 0.0UF 0.0UF ZTR ZTR ZTR ZTR ZTR ZTR ZTR0 ZTR ZTR ZTR ZTR ZTR ZTR0 ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR0 ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR ZTR TO INT# TK ISEL PI_RST# TI PR /E# /E0# /E# /E# FRME# IRY# TRY# EVSEL# PI_LK

UX_PWR +V R UX_PWR R0 +V UX_PWR R + T 0UF [] 0.UF F SM_E R0 0.UF VS _OUT LN_WKE_UP W JUMPER MP- F SM_E R0 F SM_E R0 LN_WKE_UP UX_PWR R 0K R.0K R 0K R 0K + - LM SO U V OUT_ + OUT_ - UX_PWR_IN PWR_ONTROL PWR_GOO UX_PWR PI_+V R 0R0 0.UF R 0K R 0K PWR_ONTROL G +V S UX_PWR PMOS NTP SOTXX +V 0.UF 0 VR LM0IMP-. SOTXX VIN OUTPUT + T UF [] 0 UF PWR_GOO PWR_GOO +V PWR_ONTROL G S NMOS NTN SOTXX VNE MIRO EVIES OPYRIGHT M SHEMTI IGRM NetPHY-LP NI LT P SIZE RWING NO. OR NO. REV NetPHY-LP_LT_ NetPHY-LP_LT_ ate: Wednesday, ugust, Sheet of

Pnet-FST+ / NetPHY-LP ill of Materials ate: ugust, This is the OM for the Pnet-FST+ NI with the NetPHY-LP PHY 0 0 E F G H I TY evice escription Value Package Part Number Manufacturer Socket Reference Number Stuffing, EMI Optimization PI RKET G0 LNKPI G0 Globe NO R R SREW -0 PHILLIPS HE /" -0-0??? SMO YES R R 0uF Tantalum hip apacitor [] 0UF [] T0K0S Kemet NO T, T, T T, T, T Volt 0% uf Tantalum hip apacitor Volt 0% uf [] T0K0S Kemet NO T, T T, T [] uf Tantalum hip apacitor [] UF [] TM0S Kemet NO T T Volt 0% 0.uF eramic apacitor 0 Volt 0% 00 XR 0.uF 000KR Kemet NO,,,,,,, 0,,,,,,, 0,,,,,,,,,,,,,,,,, 0,,,,,,, 0,,,,,,,,,, PF OG eramic apacitor 0Volt PF 000KG Kemet NO,, 00 0% 0.0uF eramic apacitor 0 Volt0% 00 XR 0.0uF 000KR Kemet NO,,,,,, 0,,,,,,,,,, 0,,,, 000pF Surface Mount apacitor KV 000PF 0 M0X0KN0 rco NO 0 0% NPO Electronics 0.0MFeramic apacitor 0Volt 00 XR 0% 0.0UF 00KR Kemet NO,,,,,,,,,,, 0,,,,,,,,,,,,, 0,, MF XR eramic apacitor 0Volt UF 0KR Kemet NO 0 0 0% 0.uFeramic apacitor 0Volt 0 0.UF 0 0MU Kemet NO XR 0% Ferrite ead inductor SM_E R0 IL-00<% LE NO F, F, F, F F, F, F, F LE i-level Green Low urrent Right -0 LE- -0 ialight NO LE LE ngle ILEVEL PMOS P-hannel Enhancement Mode Field Effect Transistor NTP SOTXX NTP National NO NMOS N-hannel Enhancement Mode Field Effect Transistor NTN SOTXX NTN National NO Modular Jack pos. at. with Shield. RJHS RJHS RJHS mphenol NO RJ RJ uilt in Yellow LE and Green Led.K Ohm hip Resistor % mw.k RKH0F KO NO R, R, R, R R, R, R, R 00.K Ohm hip Resistor % mw 00.K RKHF KO NO R R K Ohm hip Resistor % mw 00 K RKH00F KO NO R, R, R, R, R0, R R, R, R, R, R0, R. Ohm hip Resistor % mw R RKHRF KO NO R, R, R, R, R, R R, R, R, R, R, R 00 0K Ohm hip Resistor % mw 00 0K RKH00F KO NO R0, R, R, R, R, R, R, R R0, R, R, R, R, R, R, R Empty do not stuff R0 N/ N/ NO R O NOT STUFF Jumper 0 Ohm hip Resistor 00 % 0R0 RMZ000 KO NO R, R, R R, R, R File Name: NetPHY-LP NI LT OM.xls Page of Printed: //

Pnet-FST+ / NetPHY-LP ill of Materials ate: ugust, This is the OM for the Pnet-FST+ NI with the NetPHY-LP PHY 0 0 E F G H I TY evice escription Value Package Part Number Manufacturer Socket Reference Number Stuffing, EMI Optimization Empty do not stuff N/ N/ NO R, R, R0, R O NOT STUFF Ohm hip Resistor % mw 00 R0 RKHR0F KO NO R, R R, R.0K Ohm hip Resistor % mw.0k RKH0F KO NO R R 00 0K Ohm hip Resistor % mw 0K RKH00F KO NO R R 00 High Speed LN Magnetic : Module PE0 PE0 PE-0 Pulse NO T T 0/00 SE-TX Engineering MOS Serial EPROM.V IP T IP T-0P-. TMEL YES U O NOT STUFF Pin IP Screw Machine Socket SOKET IP I-0-S-TT Robinson YES U O NOT STUFF Nugent MOS Serial EPROM.V SO T SO T-0S-. TMEL NO U U ual -Type Positive Edge_Triggered Flip- LVX SO MLVX Motorola NO U U Flop.Volts Supply PSOI Megabit (x-bit)mos Flash Memory MLV0 MP- MLV00- M YES U O NOT STUFF. volt only PL 0-RJ RJ Pin PL Socket Surface Mount SOKET PL - MP YES U U NetPHY-LP.V Low Power 0/00- m TFPX- mv M NO U U TX/FX Ethernet Transceiver 0 Pcnet-FST+ Enhanced 0/00 Mbps PI Ethernet ontroller M FPX- 0 MK M NO U U Low Power Low Offset Voltage ual oparators LM SO LMM National NO U U Low ropout Regulator for V to.v LM0IMP-SOTXX LM0IMP-. National NO VR VR onversion. Position Single Row reakaway Header JUMPER MP- - MP NO W W ssembly Mhz SM Type uartz rystal MHZ XMXTL ESM-.000M Ecliptek NO Y Y Jumper 0 Ohm hip Resistor 0 0R0 R0 KO NO File Name: NetPHY-LP NI LT OM.xls Page of Printed: //