SMD version of BUK125-50L

Similar documents
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TOPFET high side switch

PSMN002-25P; PSMN002-25B

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS ultra low level FET

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

P-channel enhancement mode MOS transistor

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

FEATURES SYMBOL QUICK REFERENCE DATA

PHP7NQ60E; PHX7NQ60E

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

N-channel TrenchMOS logic level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHM21NQ15T. TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

Logic level TOPFET APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PINNING - SOT404 PIN CONFIGURATION SYMBOL

PINNING - SOT404 PIN CONFIGURATION SYMBOL

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET

N-channel TrenchMOS transistor

FEATURES SYMBOL QUICK REFERENCE DATA

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

BF545A; BF545B; BF545C

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PINNING - SOT223 PIN CONFIGURATION SYMBOL

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BAS40 series Schottky barrier (double) diodes DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 28.

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

Insulated Gate Bipolar Transistor (IGBT)

N-channel TrenchMOS logic level FET

60 V, 0.3 A N-channel Trench MOSFET

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

The 74HC21 provide the 4-input AND function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK B. N-channel TrenchMOS standard level FET

PowerMOS transistor PINNING - SOT428 PIN CONFIGURATION SYMBOL. tab

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

Transcription:

DESCRIPTION QUICK REFERENCE DATA Monolithic logic level protected SYMBOL PARAMETER MAX. UNIT power MOSFET using TOPFET2 technology assembled in a 5 pin surface mounting plastic package. V DS I D Continuous drain source voltage Continuous drain current 50 40 V A APPLICATIONS P tot Total power dissipation 107 W T j Continuous junction temperature 150 C General purpose switch for R DS(ON) Drain-source on-state resistance 20 mω automotive systems and other applications. SYMBOL PARAMETER NOM. UNIT V PS Protection supply voltage 5 V FEATURES FUNCTIONAL BLOCK DIAGRAM TrenchMOS output stage with low on-state resistance Separate input pin for higher frequency drive 5 V logic compatible input Separate supply pin for logic and protection circuits with low operating current Overtemperature protection Drain current limiting Short circuit load protection Latched overload trip state reset by the protection pin Diagnostic flag pin indicates protection supply connected, overtemperature condition,overload tripped state, or open circuit load (detected in the off-state) ESD protection on all pins Overvoltage clamping PROTECTION SUPPLY FLAG INPUT OC LOAD DETECT RIG LOGIC AND PROTECTION O/V CLAMP DRAIN POWER MOSFET SOURCE Fig.1. Elements of the TOPFET. PINNING - SOT426 PIN CONFIGURATION SYMBOL PIN DESCRIPTION 1 input 2 flag 3 (connected to mb) 4 protection supply 5 source mb drain 3 12 45 mb P F I TOPFET Fig. 2. Fig. 3. P D S July 2002 1 Rev 1.000

LIMITING VALUES Limiting values in accordance with the Absolute Maximum Rating System (IEC 134) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT Continuous voltage V DS Drain source voltage 1 V IS = 0 V - 50 V Continuous currents I D Drain current V PS = 5 V; T mb = 25 C - self - A limited V PS = 0 V; T mb = 80 C - 40 A I I Input current -5 5 ma I F Flag current -5 5 ma I P Protection supply current -5 5 ma Thermal P tot Total power dissipation T mb = 25 C - 107 W T stg Storage temperature -55 175 C T j Junction temperature 2 continuous - 150 C T sold Mounting base temperature during soldering - 260 C ESD LIMITING VALUE SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V C Electrostatic discharge capacitor Human body model; - 2 kv voltage C = 250 pf; R = 1.5 kω OVERLOAD PROTECTION LIMITING VALUE With an adequate protection supply connected, TOPFET can protect For overload conditions an n-mos transistor turns on between the The drain current is limited to reduce dissipation in case of short itself from two types of overload - input and source to quickly circuit load. Refer to OVERLOAD overtemperature and short circuit load. discharge the power MOSFET gate capacitance. CHARACTERISTICS. SYMBOL PARAMETER REQUIRED CONDITION MIN. MAX. UNIT Overload protection 3 protection supply V DS Drain source voltage V PS 4 V 0 35 V OVERVOLTAGE CLAMPING LIMITING VALUES At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients. SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT Inductive load turn off I DM = 25 A; V DD 20 V E DSM Non-repetitive clamping energy T mb = 25 C - 550 mj E DRM Repetitive clamping energy T mb 95 C; f = 250 Hz - 60 mj 1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy. 2 A higher T j is allowed as an overload condition but at the threshold T j(to) the over temperature trip operates to protect the switch. 3 All control logic and protection functions are disabled during conduction of the source drain diode. If the protection circuit was previously latched, it would be reset by this condition. July 2002 2 Rev 1.000

THERMAL CHARACTERISTIC Thermal resistance R th j-mb Junction to mounting base - - 0.94 1.17 K/W OUTPUT CHARACTERISTICS Limits are for -40 C T mb 150 C; typicals are for T mb = 25 C unless otherwise specified. Off-state V IS = 0 V V (CL)DSS Drain-source clamping voltage I D = 10 ma 50-70 V I DM = 5 A; tp 300 µs; δ 0.01 50 60 70 V I DSS Drain source leakage current 1 V PS = 0 V; V DS = 40 V - - 100 µa T mb = 25 C - 0.1 10 µa On-state t p 300 µs; δ 0.01; V PS 4 V R DS(ON) Drain-source resistance I DM = 15 A; V IS 4.4 V - - 40 mω T mb = 25 C - 15 20 mω INPUT CHARACTERISTICS Limits are for -40 C T mb 150 C; typicals are for T mb = 25 C unless otherwise specified. Normal operation V IS(TO) Input threshold voltage 2 I D = 1 ma 0.6-2.6 V T mb = 25 C 1.1 1.6 2.1 V I IS Input current V IS = 5 V - 16 100 µa V (CL)IS Input clamping voltage I I = 1 ma 5.5 6.4 8.5 V R IG Internal series resistance 3 to gate of power MOSFET - 1.7 - kω Overload protection latched V PS 4 V I ISL Input current V IS = 5 V 1 2.7 4 ma 1 The drain current required for open circuit load detection is switched off when there is no protection supply, in order to ensure a low off-state quiescent current. Refer to OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS. 2 The measurement method is simplified if V PS = 0 V, in order to distinguish I D from I DSP. Refer to OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS. 3 This is not a directly measurable parameter. July 2002 3 Rev 1.000

PROTECTION SUPPLY CHARACTERISTICS Limits are for -40 C T mb 150 C; typicals are for T mb = 25 C. Protection & detection V PSF Threshold voltage 1 I F = 100 µa; V DS = 5 V 2.5 3.45 4 V Normal operation or protection latched I PS, I PSL Supply current V PS = 4.5 V - 210 450 µa V (CL)PS Clamping voltage I P = 1.5 ma 5.5 6.5 8.5 V Overload protection latched V PSR Reset voltage 1 1.8 3 V t pr Reset time V PS 1 V 10 45 120 µs OPEN CIRCUIT LOAD DETECTION CHARACTERISTICS An open circuit load condition can be detected while the TOPFET is in the off-state. Refer to TRUTH TABLE. V PS = 5 V. Limits are for -40 C T mb 150 C and typicals are for T mb = 25 C. I DSP Off-state drain current 2 V IS = 0 V; 2 V V DS 40 V 0.9 1.8 2.7 ma V DSF Drain threshold voltage 3 V IS = 0 V 0.2 1 2 V V ISF Input threshold voltage 4 I D = 100 µa 0.3 0.8 1.1 V OVERLOAD CHARACTERISTICS T mb = 25 C unless otherwise specified. Short circuit load protection V PS > 4 V I D Drain current limiting 5 V IS = 5 V; -40 C T mb 150 C 40 62 84 A P D(TO) Overload power threshold for protection to operate 90 220 330 W T DSC Characteristic time which determines trip time 6 250 500 700 µs Overtemperature protection V PS = 5 V T j(to) Threshold temperature from I D 4 A or V DS > 0.2 V 150 170 - C 1 When V PS is less than V PSF the flag pin indicates low protection supply voltage. Refer to TRUTH TABLE. 2 The drain source current which flows in a normal load when the protection supply is high and the input is low. 3 If V DS < V DSF then the flag indicates open circuit load. 4 For open circuit load detection, V IS must be less than V ISF. 5 will include curve showing output characteristics. 6 Trip time t d sc varies with overload dissipation P D according to the formula t d sc ~ T DSC / ln[ P D / P D(TO) ]. July 2002 4 Rev 1.000

TRUTH TABLE For normal, open-circuit load and overload conditions or inadequate protection supply voltage. Assumes proper external pull-up for flag pin. Refer to FLAG CHARACTERISTICS. CONDITION PROTECTION INPUT FLAG OUTPUT Normal on-state 1 1 0 ON Normal off-state 1 0 0 OFF Open circuit load 1 1 0 ON Open circuit load 1 0 1 OFF Short circuit load 1 1 1 1 OFF Over temperature 1 X 1 OFF Low protection supply voltage 0 1 1 ON Low protection supply voltage 0 0 1 OFF KEY 0 equals low 1 equals high X equals don t care. FLAG CHARACTERISTICS The flag is an open drain transistor which requires an external pull-up circuit. Limits are for -40 C T mb 150 C; typicals are for T mb = 25 C. Flag low normal operation; V PS = 5 V V FSF Flag voltage I F = 100 µa - 0.8 1 V I FSF Flag saturation current V FS = 5 V - 10 - ma Flag high overload or fault I FSO Flag leakage current V FS = 5 V - 0.1 10 µa V (CL)FS Flag clamping voltage I F = 100 µa 5.5 6.2 8.5 V Application information R F Suitable external pull-up V FF = 5 V - 47 - kω resistance SWITCHING CHARACTERISTICS T mb = 25 C; R I = 50 Ω; R IS = 50 Ω; V DD = 15 V; resistive load R L = 10 Ω. t d on Turn-on delay time V IS : 0 V 5 V - 1.8 5 µs t r Rise time - 3.5 8 µs t d off Turn-off delay time V IS : 5 V 0 V - 11 30 µs t f Fall time - 5 12 µs 1 In this condition the protection circuit is latched. To reset the latch the protection pin must be taken low. Refer to PROTECTION SUPPLY CHARACTERISTICS. July 2002 5 Rev 1.000

MECHANICAL DATA Plastic single-ended surface mounted package (Philips version of D 2 -PAK); 5 leads (one lead cropped) SOT426 A E A 1 D 1 mounting base D H D 3 1 2 4 5 L p e e e e b Q c 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A 1 b c D max. D 1 E e L p H D Q mm 4.50 4.10 1.40 1.27 0.85 0.60 0.64 0.46 11 1.60 1.20 10.30 9.70 1.70 2.90 2.10 15.80 14.80 2.60 2.20 OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT426 98-12-14 99-06-25 Fig.4. SOT426 surface mounting package 1, centre pin connected to mounting base. 1 Epoxy meets UL94 V0 at 1/8". Net mass: 1.5 g. For soldering guidelines and SMD footprint design, please refer to Data Handbook SC18. July 2002 6 Rev 1.000

DEFINITIONS DATA SHEET STATUS DATA SHEET PRODUCT DEFINITIONS STATUS 1 STATUS 2 Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 2002 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. 1 Please consult the most recently issued datasheet before initiating or completing a design. 2 The product status of the device(s) described in this datasheet may have changed since this datasheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. July 2002 7 Rev 1.000