NXP Automotive S12ZVMBEVB C U S T O M E R E V B

Similar documents
3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions Rev Description X1 A. Designer J.Sanchez J.Sanchez B Initial Release J.Sanchez. Prototype C A U T I O N :

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.

Table of Contents 1 TITLE PAGE

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

HF SuperPacker Pro 100W Amp Version 3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

Revisions. Prototype Release J.H. 21 May 12

Calypso Customer EVB 324 BGA Daughter Card (X-MPC574XG-324DS)

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

Renesas Starter Kit for RL78/G13 CPU Board Schematics

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

U1-1 R5F72115D160FPV

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Quickfilter Development Board, QF4A512 - DK

All use SMD component if possible

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

PCIextend 174 User s Manual

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

PA50 Amplifier Operation and Maintenance Manual

Channel V/F Converter

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PAGENET88 ZONE PAGING SYSTEM

DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

Reference Schematic for LAN9252-HBI-Multiplexed Mode

CD300.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Incremental Rotary Encoder G58

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

P&E Embedded Multilink Circuitry

Absolute encoders multiturn

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

FREEDOM KL26Z. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft. * MCU Pin assignments changed for Feb/18/13 Alistair Pins 57-64

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

1. Changes made as per TRD (Reference Design-27514) 2. Added a Filter Bead L209 to VSS_LV_NEXUS. Initial PPL Release. 15 Mar 13.

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

R5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559

SVS 5V & 3V. isplsi_2032lv

MT9V128(SOC356) 63IBGA HB DEMO3 Card

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Quad SPST CMOS Analog Switches

NOTE: please place R8 close to J1

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

PCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual

15A 10A 15A 15A. Front View. SAEJ1939 Connect

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

STSPIN32F0A advanced 3-phase BLDC driver with embedded STM32 MCU single shunt evaluation board. Description

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

Using the Vocal Filter

AKD4554-E Evaluation board Rev.0 for AK4554

Transcription:

NXP utomotive SZVMEV U S T O M E R E V Table of ontents 0 PWR SUPPLY / LIN INTERFE 0 ZZVM MU 0 MOTOR ONTROL 0 NLOG SENSE 0 USER PERIPHERLS 0 OSM Revisions Rev escription X Initial raft 00 Release Prototype Release esigner J.Sanchez J.Sanchez ate // /0/ J.Sanchez /0/ U T I O N : Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes. User notes are given throughtout the schematics. Specific P LYOUT notes are detailed in ITLIS This schematic is provided for reference purposes only. s such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP SZ family of Microprocessors. ustomers using any part of these schematics as a basis for hardware design, do so at their own risk and NXP does not assume any liability for such a hardware design. ifferent test points used in design: TPVx - Through Hole Pad small TPHx - Through Hile Pad Large (for standard 0." header). lso used on IO Matrix (IOMx) TPX - Surface Mount Wire Loop Notes: - ll components and board processes are to be ROHS compliant - ll connectors and headers are denoted Jx/Px and are.mm pitch unless otherwise stated - ll jumpers are denoted Jx. Jumpers are mm pitch - Jumper default positions are shown in the schematics. For way jumpers, default is always posn -. Pin jumpers generally have the "source" on pin. - ll switches are denoted SWx - ll test points (SMT wire loop style) are denoted TPx - Test point Vias (just through hole pads) are denoted TPVx esigner: rawn by: pproved: Vazquez / T Kuehnle IP lassification: FP: PUI: rawing Title: utomotive Product Group 0 William annon rive West ustin, TX - SZVMEV TITLE Size ocument Number Rev SH-: SPF- ate: Thursday, pril, 0 Sheet of

SZVMLFEV - Power Supply, N and LIN Switch Interface Power Supply Input and Filter TP GN Power LEs H VX J SH SH J V ON T GN ON PWR VT TP efault: - shunt (Enable power) J 0.uF 00 0.uF 00 TP PMEG00ER + 0UF TP 0.uF 0.uF 00 00 GREEN R.K GREEN ORNGE GREEN R.K ORNGE R 0 ORNGE J HR X LIN Interface TP R.0K VT J TP VLIN R.0K pag() LIN Master Mode Pullup Enable TP GN0 PESLIN J J0 ON PLUG LIN onnector PMEG00ER J LIN 00PF TS esigner: rawn by: pproved: Vazquez / T Kuehnle IP lassification: FP: PUI: rawing Title: utomotive Product Group 0 William annon rive West ustin, TX - SZVMEV PWR / LIN Size ocument Number Rev SH-: SPF- ate: Thursday, pril, 0 Sheet of

ZXVLT VX_MU 0uF V 0% 0.uF V 0% VLS_MU 0 0.uF 0.uF V V 0% 0% H_MU VLS_MU VX_MU H_MU 0.uF V 0% Placed close to the SZVM U VP_MU _MU HS 0.uF V 0% VP_MU pag() VLSOUT_MU 0.uF V 0% _MU 0.uF V 0% 0uF V 0% HS VLSOUT_MU Placed close to the SZVM pag() TS J J HS _MU GH V/VRH_0 VX VLS VP VLS_OUT pag() GHS0 GHS0 GHG0 GHG0 GHG0 pag() pag() GHS GHS 0 GHS0 GHG GHS GHG GHG pag() pag() GLS0 GLS0 GLG0 GLG0 pag() pag() GLS GLS GLS0 GLG0 GLG GLS GLG GLG pag() pag() P0 P0 HS0 HS0 pag() pag() P P 0 P0/KW0/N0_0/MPP0 HS0/O_/PWM 0 HS HS pag() pag() P P P/KW/N0_/MPM0 HS/O_/PWM pag() P P P/KW/N0_/MP0 P P_MU P_MU pag() pag() P P P/KW/N0_/PTUT0 P/KW/N0_/SS0 TL PE0_MU TL pag() PE0_MU R 0 PE0 PE_MU pag() PE_MU R0 0 PE PE0/EXTL/RX/PWM0 PE/XTL/TX/PWM/GEEV KG/MO KG_MU pag() PL0 PL0 LIN PL0/HVI0/KWL0/I_0/N0_ LIN0 LIN pag() pag() PL PL PL/HVI/KWL/I_/N0_0 pag() PL PL PL/HVI/KWL/I_/N0_ HS pf MHz Y EXTL XTL pf R 0 R 0 PE0 PE pag() PP0 pag() PP pag(,) PT0 pag(,) PT pag() PT pag() VS0 pag() VS PP0 PP PT0 PT PT _MU VS0 VS 0 PP0_EV/KWP0/PWM/PTURE/IRQ/LP0TX PP/KWP/PWM/FULT TEST PT0/IO0_0/MOSI0/RX0/RX/XIRQ PT/IO0_/MISO0/PWM/TX0/TX/LP0R PT_NGPIO/IO0_/SK0/PWM/LP0RX/FULT/ELK VS0 VS VSS VSS/VRL_0 VSSX VSSX VSSX VSSX LGN MSZVMF0MLF GN MU ZVM LQFP VX J HR X _LLST VX_MU TS External PNP allast Transistor - VX/V R K TP GN TS _LLST 0UF VX_PERH 000PF TL J TP0 E P- Q GN Headers Ring TP JP HR X VX _MU VLSOUT_MU GN GN VP_MU H_MU PL PL PL0 HS GN HS0 0 J HR_X J HR_X 0 J HR_X J HR_X 0 HEER RING GLS GLG VLS_MU GN VS GHG GHS GHS0 GHG0 VS0 GN GLG0 pag() Section KG_MU TP VX_PERH M Interface R0 J HR X 0 0.uF TP R K R 0 RE TS 0 HS KG_MU _MU GN P P P P VX_MU GN P0 GLS0 MU will be placed on the center and all the signals will be routed through the header pins. SW Switch PP0 VX_MU PT GN PE0_MU PE_MU PP PT PT0 GN LIN GN KG_MU 0.0PF _MU pag() pag() VLSOUT_MU pag() VLS0 pag() VLS TP TP TP 0.uF 0.uF J HR X TP VLS_MU utomotive Product Group 0 William annon rive West ustin, TX - esigner: rawn by: pproved: Vazquez / T Kuehnle X IP lassification: FP: FIUO: PUI: rawing Title: SZVMEV MU Size ocument Number Rev SH-: SPF- Thursday, pril, 0 ate: Sheet of

Reverse attery & harge Pump H_MU VT JP HR X H Q PMST TP J0 TP TP TP R.K R.K Q UKYR-0E TP SH R 00K R 00 TP + 0uF + 0uF 0.uF RV ZVK0T0N R.K TP TP SH pag() P_MU R0 0 0nF TP 0 SH 0.UF GN pag() VP_MU R0 0 H pag() GHG0 Q UKYR-0E R pag() GHG TP JP HR X R 0 Q UKYR-0E TP 0.0uf 0.0uf pag() GHS0 R 0 pag() GHS R 0 pag() VS0 TP 0.uF R 0 SH R0 0 R0 0 TP 0.uF 00 PF JP R 0 00 PF PHSE_ pag() VS TP HR X SH pag() VLS0 pag() VLS pag() GLG0 JP HR X R0 0 Q UKYR-0E R pag() GLG TP JP HR X R 0 pag() GLS0 TP0 pag() GLS JP HR X R 0 0.0uf PHSE_ J PHSE_ J R.K R.K pag() I_M 0.uF VP_MU TP 0 0.uF JP HR X TP JP HR X R 0 R0 TP JP PHSE_ TP HR X TP Q UKYR-0E R JP0 HR X R 0 TS JP HR X 0.0uf TP urrent Sensing Line J0 R0 0.0 R 0.0 0pF GN PHSE_ PHSE_ J ORNGE ORNGE 0 ON T utomotive Product Group 0 William annon rive West ustin, TX - esigner: rawn by: pproved: Vazquez / T Kuehnle X IP lassification: FP: FIUO: PUI: rawing Title: SZVMEV MOTOR Size ocument Number Rev SH-: SPF- Thursday, pril, 0 ate: Sheet of

pag() I_SNSEXT pag() I_M TS R.0K.0K 0.% R J HR TH X TP TP 0pF R.0K 0 0pF R.0K Internal MP 0 0.% TP R 0K TS0 R0 0K <Tolerance> 0pF R.0K 0.% TP TP 00 0pF R 0 MPP0 pag() MPM0 pag() TS TP J Internal op-amp pag() P pag() _I V_REF VX_VREF MP0 J HR TH X VX_PERH pag() MPP0 pag() MPM0 VX_PERH J TP HR X TH.V Reference Voltage R0 % J HR X TP R 0 TP VX_VREF P0 pag() P pag() UF 0%.V V_REF 0.UF 0% R 0K R.0K 0pF GN U TLIZR R 0.K % V_REF pag() I_SNSEXT TS R.0K TP 0pF 0pF R.0K 0.% R 0K R 0K 0pF R0.0K TP 0.% TP VX_VREF + - U LMV 0.UF TP _I pag() R.0K TP 0pF R.0K 0.% R 0K R.0K 0.% 0pF TS esigner: rawn by: pproved: Vazquez / T Kuehnle IP lassification: FP: PUI: rawing Title: utomotive Product Group 0 William annon rive West ustin, TX - SZVMEV NLOG SENSE Size ocument Number Rev SH-: SPF- ate: Thursday, pril, 0 Sheet of

User Switches (ctive High ) pag(,) PT pag(,) P pag() PL pag() PL J HR TH X J HR_X GN HS0 pag(,) 0 0.0uF 0.0uF 00 00 R0 0.0K R0 0.0K R0 0.0K R0 0.0K VX_PERH SW SW SW J J HR TH X HR TH X R.K TP % TP SW R K High Voltage Input (HVI) GN HR TH X J TP TS 0.UF 0% R0 0.0K PL0 pag() 0.0uF 0.0uF 00 0.0uF SW Hall Sensor/ SPI GN J HR TH X VX_PERH PP0 pag(,) R 0.0K R 0.0K R 0.0K R 0.0K VX_PERH/EV pag(,) P pag(,) PT0 pag(,) PT pag(,) PT J VX_PERH R.0K R00.0K R.0 R.0 HR X pag(,) HS0 pag() HS pag() PP pag(,) PP0 J0 HR_X TP TP TP TP LGR LGR LGR LGR GN U EL_ONTT EL_ONTT SUSTRTE KTY/0, VX_PERH TP0 R.K R 0 TEMPERTURE SENSOR K TP PF TEMP_SENSOR pag() GN VX_PERH R K TP0 0.uF R K 0.0uF TS Potentiometer pag() P pag() TEMP_SENSOR HR TH X J esigner: rawn by: pproved: Vazquez / T Kuehnle IP lassification: FP: PUI: rawing Title: utomotive Product Group 0 William annon rive West ustin, TX - SZVMEV USER I/O Size ocument Number Rev SH-: SPF- ate: Thursday, pril, 0 Sheet of

OSM Interface US - Power Section +VU # Pull-Up Pull-own 0 OR I RESISTNE SELETION TLE 0K 0K 0K 0K 0K 0K 0K 0K 0K +VU POWER LE 0.K.K.K 0K K 0K K (N) LE_PWR R oard Rev OSM_REV 00 R 0.0K REV R 0.0K K R 0.0K REV R0 0.0K TPWR R 0.0K REV0 R 0.0K +VU oard I I0 I 0 R0 0.0K I0 R 0.0K R 0.0K I R 0K R 0.0K 0.uF R 0.0K on't populate R. Provision for future use. R_I0 R_I P_ R_REV0 R_REV R_REV +VSW_EN +VTRG_EN R R 0.0K 0.0K +VU 0UF 0.uF U EN FLG EN FLG IN OUT GN OUT MI0-YM TP U_TX MU-OSM VOLTGE TRNSLTORS +V_SW R 0.0K +VSW_FULT +VTRG_FULT 0UF 0 0.uF TP +V_SW to U ----------> LVHTGF IR R 0.0K TP V V 0UF +V_SW 0.uF VX_PERH OSM_RX PV_SWUS 0.uF SH 0 SH 0 TX / RX [R and R] POK-YOKE: Place both jumpers with the same orientation and provide same airgap between their terminals in a square fashion. PT0 pag(,) PE0_MU pag() STTUS LE LE_STTUS R K TSTTUS TP +VU R 0 GN J HR X +V_SW VX_PERH pag() _MU SH 0 PTEU, R R Q0 TP R0.0 VX +V_SW R 0.0K TP E R R T_IN TP U TZU--F +VSW_EN +VTRG_EN R R_I0 R_I P_ R_REV0 R_REV R_REV T_OUT TPWR TSTTUS T_IN +VU R 0.0K J.K Place one 0.uF cap near Pin(V) & another 0.uF cap near Pin(V/VREFH) U_IRQ* U U_KG +VTRG_EN +VU 0 0 U PT0/MISO/P0 PT/MOSI/P PT/SPSK/P PT/SS/P PT/KIP/P PT/KIP/P PT0/SL PT/S PT PT/Tx PT PT/Rx PT0/P/MP+ PT/P/MP- PT/KIP/MPO PT IRQ/TPMLK KG/MS PT0 PT MS0JM0GTE V/VREFH V VSS/VREFL VSS VSSOS GN +VU 0.uF 0.uF PTE0/Tx PTE/Rx PTE/TPMH0 PTE/TPMH PTE/MISO PTE/MOSI PTE/SPSK PTE/SS PTF0/TPMH PTF/TPMH PTF/TPMH0 PTF/TPMH PTF PTG0/KIP0 PTG/KIP PTG/KIP PTG/KIP PTG/XTL PTG/EXTL 0UF 0 VUS USN USP 0 TGN_IN TGN_OUT TGN_EN +VSW_FULT +VTRG_FULT XTL_PU EXTL_PU 0UF OSM_US_N OSM_US_P 0.uF TP TP U_RX R0.0K R 0M Place the componenets as close as possible to the OSM MU pins. Y MHz 0 PF PF R 0 U to <---------- U LVHTGF V IR V LVHTGF IR OSM_TX GN V V GN +V_SW TGN VX_PERH +VU 0.uF 0.uF R R SH 0 L 0OHM U KG_MU pag() J MIRO US US_VUS US_N US_P 0.uF S S PE_MU pag() PT pag(,) V - + I G U0 TZU--F R R E efault: No shunt ootloader Enable TP0 R 0.0K OS_EUG J HR X TP 000PF R 0.0K L 0OHM S S utomotive Product Group 0 William annon rive West ustin, TX - esigner: rawn by: pproved: Vazquez / T Kuehnle X IP lassification: FP: FIUO: PUI: rawing Title: SZVMEV OSM Size ocument Number Rev SH-: SPF- Thursday, pril, 0 ate: Sheet of