CMOS Digital Integrated Circuits Analysis and Design

Similar documents
Integrated Circuits & Systems

Chapter 4 Field-Effect Transistors

MOSFET: Introduction

MOS Transistor I-V Characteristics and Parasitics

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ECE321 Electronics I

Long-channel MOSFET IV Corrections

The Devices. Devices

FIELD-EFFECT TRANSISTORS

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

The Devices: MOS Transistors

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOSFET Capacitance Model

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture #25. Due in class (5 PM) on Thursday May 1 st. 20 pt penalty for late submissions, accepted until 5 PM on 5/8

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Lecture 5: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory

EE5311- Digital IC Design

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

Device Models (PN Diode, MOSFET )

MOS Transistor Theory

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

Device Models (PN Diode, MOSFET )

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

The Devices. Jan M. Rabaey

VLSI Design and Simulation

N Channel MOSFET level 3

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 12: MOS Capacitors, transistors. Context

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

ECE315 / ECE515 Lecture-2 Date:

Long Channel MOS Transistors

VLSI Design The MOS Transistor

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

6.012 Electronic Devices and Circuits Spring 2005

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

MOS Transistor Theory

Lecture 4: CMOS Transistor Theory

ECE 497 JS Lecture - 12 Device Technologies

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Metal-oxide-semiconductor field effect transistors (2 lectures)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

EE105 - Fall 2005 Microelectronic Devices and Circuits

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Figure 1: MOSFET symbols.

Semiconductor Physics Problems 2015

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

Lecture 12: MOSFET Devices

Chapter 5 MOSFET Theory for Submicron Technology

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

EE105 - Fall 2006 Microelectronic Devices and Circuits

Lecture 04 Review of MOSFET

USC-ISI. The MOSIS Service. BSIM3v3.1 Model. Parameters Extraction and Optimization. October 2000

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

EE 560 MOS TRANSISTOR THEORY

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE 546 Lecture 10 MOS Transistors

Lecture 11: MOS Transistor

Spring Semester 2012 Final Exam

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

6.012 Electronic Devices and Circuits

Introduction and Background

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Non Ideal Transistor Behavior

B.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.

2.CMOS Transistor Theory

The Intrinsic Silicon

Session 6: Solid State Physics. Diode

Transcription:

MOS igital ntegrated ircuits Analysis and esign hapter 4 Modeling of MOS ransistors Using SPE 1

ntroduction he SPE software that was distributed by U Berkeley beginning in the late 1970s had three built-in MOSE models LEVEL1(MOS1 is a described y a square-law current-voltage characteristics LEVEL (MOS is a detailed analytical MOSE model LEVEL 3 (MOS3 is a semi-empirical model Both MOS and MOS3 include second-order ects he short channel threshold voltage, subthreshold conduction, scattering-limited velocity saturation, and charge-controlled capacitances he BSM3 version More accurate characterization sub-micron MOSE characteristics

Basic concept he equivalent circuit structure of the NMOS LEVEL 1 model 3

he LEVEL 1 model equation Linear region V L k γ V L L μ ' k ' k 0 ε W L + γ Si k q Saturation region W L [ ( V V V V ] ( 1+ λv ( V V ( 1+ λ V ( φ + VSB φ q N A n ln N i A he threshold voltage ' φ where ε t for V and V V V for V and V -V V < V -V K 7.6μA/V KP7.6U V 0 1.0V VO1 γ0.53v 1/ GAMMA0.53 φ-0.58 PH0.58 λ0 LAMBA0 μ n 800cm /Vs UO800 t 100nm OX100E-9 N A 10 15 cm -3 NSUB1E15 L 0.8μm L0.8E-6 4

Variation of the drain current with model parameter 5

he LEVEL model equation V 0 n the current equation above, the surface carrier mobility has been assumed constant, and its variation with applied terminal voltages has been neglected n reality, the surface mobility decreases with the increasing gate voltage ue to the scattering of carriers in the channel ( 1 λ V sat G k ' ( 1-λ V q N W L ss he saturation voltage V V VA V VB φ + γ 1 he saturation mode current 1 he zero bias threshold voltage Φ k U U U ' ( new c t e B + φ + γ φ V φ 1+ γ ( V V V ' ε Si toc U c k ( V V Ut V ε is the gate - to - channel critical field is the exponential fitting parameter B 3 γ [( V VBS + φ ( VBS φ ] 3/ + 3/ is the contribution of the drain voltage to the gate - to - channel field Ue 6

variation of channel length in saturation mode L ' ε Si V VA V V A L Δ + 1+ q N A 4 4 he empirical channel length shortening coicient λ L he slope of the fitted to experimental data by changing the substrate doping parameter n this case, however, other as φ L ΔL V ΔL -V vurve is saturation can be adjusted and N A - dependent electrical parameters such and γ must be specified separately in the.moel statement N A 7

Saturation of carrier velocity he calculation of the saturation voltage V A is based on the assumption he channel charge near the drain becomes equal to zero when the device enters saturation his hypothesis is actually incorrect Since a minimum charge concentration greater than zero must exist in the channel, due to the carriers that sustain the saturation current he minimum concentration depends on the speed of the carriers he inversion layer charge at the channel-end is found as Q inv W v sat max ΔL X X v μ max + V V A X v μ max X ε Si q N N A he parameter N is used as a fitting parameter 8

Subthreshold conduction or V <V, there is a channel current even when the surface is not in strong inversion his subthreshold current ue mainly to diffusion between and the channel Becoming an increasing concern for deepsub-micron designs he model implemented in SPE introduces an exponential, semi-empirical dependence of the drain current on V in the weak inversion region the voltagev V on on he parameter N and is used as a fitting parameter that determines the slope of current - voltage characteristics d his (weak inversion is the current in strong inversion for V V on nk + q is found as : is the depletion capacitance model introduces a ( V q N where n 1+ S on e V on S q nk + is defined as the number of fast superficial states discontinuity for V the subthreshold, therefore, the simulation of the transition region between weak and strong inversion is not very precise d V on V on 9

he LEVEL 3 model equations he LEVEL 3 model has been developed for simulation of short channel MOS transistor Quite precisely for channel lengths down to μm he current-voltage equation in the linear region has been simplified with a aylor series expansion he majority of the LEVEL 3 model equations are empirical o improve the accuracy of the model o limit the complexity of the calculation W 1+ B μs V V V V L where μ μ s he n B s μ 1+ θ 1+ μ 4 ( V -V s μ v s γ s V L max φ s + V he empirical parameter SB B + hev., and μ are influenced by the short is influenced by the narrow - channel ects n he decrease in the ective mobility with the average lateral electrical field express the dependence of - channel ects the bulk depletion charge 10

State-of-art MOSE models BSM-Berkeley short-channel GE model he model is analytically simple and is based on a small number of parameters, which are normally extracted from experimental data Accuracy and d\iciency Widely used by many companies and silicon foundries EKV (Enz-Krummenacher-Vittoz transistor model Previous models considering he strong-inversion region of operation separately from the weakinversion region ausing serous problems in the modeling of transistors at very low voltages as in many cases involving deep sub-micron MOS technology Attempting to solve this problem by Using a unified view of the transistor operating regions Avoiding the use of disjoint equations in strong and weak inversion 11

Gate ide capacitance SPE uses a simple gate ide capacitance model that represents the charge storage ect by three nonlinear two-terminal capacitor: GB, and G he geometry information required for the calculation of gate ide capacitance are: Gate ide thickness OX hannel width W hannel length L Lateral diffusion L he capacitances GBO, O, and GO, which are specified in the.moel statement, are the overlap capacitances between the gate and the other terminals outside the channel region f the parameter XQ is specified in the.moel statement SPE uses a simplified version of the charge-controlled capacitance model proposed by Ward 1

Junction capacitance j AS and A are the source and the drain areas PS and P are the source and the drain perimeters M SB j AS jsw PS + M j M jsw V 1 BS V 1 BS φ0 φ0 j A jsw P + M j M jsw V 1 B V 1 B φ0 φ0 : the zero - bias depletion capacitance per unit area at the bottom of B jsw jsw j : the zero - bias depletion capzcitance per unit length at the sidewall and M 10 jsw x denote the efault values are M j j j junction grading coicients for the bottom and the sidewalls 0.5 and M jsw 0.33 the junction junctions junctions 13

omparison of the SPE MOSE models he LEVEL 1 model Not very precise Quick and rough estimate of the circuit performance without much accuracy HE LEVEL model Require a larger time May occasionally cause convergence problems in the Newton-Raphson algorithm used in SPE HE LEVEL 3 model he PU time needed for model evaluation is less and the number of iterations are significantly fewer for the LEVEL three model isadvantage he complexity of calculating some of its parameters 14