Low Inductance Ceramic Capacitor (LICC)

Similar documents
Multilayer Chip Capacitors High Voltage

Prosperity Dielectrics Co., Ltd. 1 ACS-1045 Rev15

Multilayer Ceramic Chip Capacitors

No Item Code Description Series Reference. Thickness. M B min (mm) T (mm) code. See Thickness Specification Reference Table below

MULTILAYER CERAMIC CAPACITORS Capacitor Arrays Series (10V to 100V) 4 x 0402, 4 x 0603 Sizes NP0, X7R & Y5V Dielectrics Halogen Free & RoHS Compliance

MLCC APPLICATION GUIDE

MULTILAYER CERAMIC CAPACITORS Open-Mode Series (50V to 630V) 0805 to 1812 Sizes X7R Dielectric Halogen Free & RoHS Compliance

MULTILAYER CERAMIC CAPACITORS Low Inductance Series 0612 Size, 50V X7R Dielectric Halogen Free & RoHS Compliance

POE INTERNATIONAL CORPORATION. SPECIFICATION OF MULTI-LAYER RADIAL-LEADED TYPE CAPACITOR Ver: 8 Page: 1

Open-mode Design Capacitors

Multilayer Chip Capacitors Array CL A 4 C 101 K B N E (1) (2) (3) (4) (5) (6) (7) (8) (9) FEATURE PART NUMBER CODE

EN: This Datasheet is presented by the manufacturer. Please visit our website for pricing and availability at ore.hu.

*Contents in this sheet are subject to change without prior notice.

Applications: MCY 4C 3 B 103 K 500 C T. Two significant digits followed by no. of zeros. And R is in place of decimal point.

MLCC APPLICATION GUIDE

0805 CG 102 J 500 N T

MULTILAYER CERAMIC CAPACITORS General Purpose Series (10V to 100V) 0402 to 1812 Sizes NP0, X7R & Y5V Dielectrics RoHS Compliance

PMLCAP. Polymer Multi Layer Capacitor Specification Sheet RUBYCON CORPORATION PML DIVISION. PMLCAP ST series RPR Rubycon PART No. Drawing No.

1.2 Scope: This specification is applied Noise Filter STC-D series supplied

CMS-XXXX. SUMMARY Types of Dielectric Material and Capacitor

1. INTRODUCTION 2. FEATURES 3. APPLICATIONS 4.HOW TO ORDER

*Contents in this sheet are subject to change without prior notice.

EDCON-COMPONENTS DATA SHEET. MLCC Chip Capacitor Size 2225 Serie: I X7R= X7R Material 100= 10Volt 102= 1000pf. Material: Voltage: Range:

W (mm) Parameter NPO Temperature Wave X7R Temperature Wave

Multilayer Ceramic Capacitors High Capacitance Series

S SERIES X1/Y2 SAFETY CAPACITOR SPEC

AD Scope: Its specification applies to Radial Series Ceramic Capacitor. 2.How to order: CODE

Safety Certificated Capacitors X2/Y3

Applications: 1808 N 100 J 202 C T. Size Dielectric Capacitance Tolerance Rated Voltage Termination

CER Series Controlled ESR Capacitors

MULTILAYER CERAMIC CAPACITORS Middle & High Voltage Series (200V to 4kV) 0402 to 1812 Sizes NP0, X7R & Y5V Dielectrics Halogen Free & RoHS compliance

: 120% Rated Voltage. Capacitance Unit : pf Ex.: 2R0:2.0pF 100: : : Tolerance

MULTILAYER CERAMIC CAPACITORS Low Profile Series 0402 to 1210 Sizes X7R, X5R & Y5V Dielectrics Halogen Free & RoHS Compliance

To Non-Controlled Copy

Multilayer Ceramic Capacitors

CONTENT (MLCC) E STANDARD NUMBER... 3 STRUCTURE... 4 ORDERING CODE... 4 GENERAL PURPOSE FOR SMARTPHONE... 5

MULTILAYER CERAMIC CAPACITORS

Electronics Corp. Multi-Layer Ceramic Capacitor. Lead-free termination is in compliance with the requirement of green plan and ROHS.

To Non-Controlled Copy

MULTILAYER CERAMIC CAPACITORS High Q / Low ESR Series (HH) 0201 to 0805 Sizes NP0 Dielectric Halogen Free & RoHS Compliance

To Non-Controlled Copy

Multilayer SMD Ceramic Capacitors General Purpose Series

LKT. Low Voltage Multilayer Chip Ceramic Capacitor. Capacitance and Capacitance Tolerance

MULTILAYER CERAMIC CAPACITORS Microwave Series (RF) to 1111 Sizes (6.3V to 1500V) NP0 Dielectric Halogen Free & RoHS Compliance

CONTENT (MLCC) E STANDARD NUMBER... 3 STRUCTURE... 4 ORDERING CODE... 4 SUPER SMALL SIZE (EIA 01005)... 5 PACKAGE... 9 OTHERS...

CONTENT (MLCC) E STANDARD NUMBER... 3 STRUCTURE... 4 ORDERING CODE... 4 SUPER SMALL SIZE (EIA 01005)... 5

Multi Layer Ceramic Capacitor

To Non-Controlled Copy

SPECIFICATION. Non-Controlled Copy RECEIPT CONFIRMATION. SPEC. No. A-SoftCKC-b D A T E : 2015 Jan. DATE: YEAR MONTH DAY

MULTILAYER CERAMIC CAPACITORS General Purpose Series (4V to 100V) 0201 to 1812 Sizes NP0, X7R, Y5V, X6S & X5R Dielectrics RoHS Compliance

SPECIFICATION. 1. Scope This specification applies ferrite Chip common mode filters C3-2012F-Series to be delivered to user.

SURFACE MOUNT MONOLITHIC CHIP CAPACITORS COG AND TEMPERATURE COMPENSATING TYPES GRM36/39/40/42-6/42-2/43-2/44-1 Series

High Q / Low ESR Multilayer SMD Ceramic Capacitor 0402, 0603 & 0805 Sizes, NP0 Dielectric, (MCHH)Series

100 pf to 47µF RoHS compliant & Halogen free

M SERIES ULTRA HIGH Q CAPACITOR SPEC

/ NTSSeries NTFSeries Temperature cycle : 1000 cycles

Microwave Multilayer SMD Ceramic Capacitor 0201 to 0805 Sizes (6.3V to 500V), NP0 Dielectric, (MCRF)Series

MULTILAYER CERAMIC CAPACITORS High Q / Low ESR Series (HH) 0402, 0603 & 0805 Sizes NP0 Dielectric RoHS Compliance

Multi-layer ceramic chip capacitors

Metal Oxide Varistor:TVM-B Series

CHIP RESISTOR. Chip Resistors Selection Guide. General Purpose Chip Resistor. Zero Ohm Jumper Resistor. Chip Resistor Array MAX WORKING VOLTAGE

PAN OVERSEAS ELECTRONIC CO., LTD.

DATA SHEET Metal Element Current Sensing Chip Resistor (Jumper) CLS Series

WW25R ±1%, ±5%, 2W Metal plate low ohm power chip resistors Size 2512 (6432)

INPAQ. Specification. WIP252012S L Series. Product Name. Power Inductor. Size EIAJ Global RF/Component Solutions

WW25Q ±1%, ±5%, 1W Metal plate low ohm power chip resistors Size 2512 (6432)

Surface Mount Multilayer Ceramic Chip Capacitors for Ultra Small Commodity Applications

RS INDUSTRY LIMITED. RS Chip Single ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D

WIP201610P Series Engineering Specification

CERAMIC CHIP CAPACITORS

Reference Only. Spec. No. JENF243G 0004G-01 P 1 / 12. Ferrite Bead Inductor BL02/BL03 Series

RS INDUSTRY LIMITED. RS Chip Array ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D

Specification of V-PORT XXXX-X-V05 Series

MULTILAYER CERAMIC CAPACITORS

ERB Series. High Frequency Ceramic Capacitors. ERB Product Summary

To Non-Controlled Copy

NP0 Dielectric Non-Magnetic Multilayer Ceramic Capacitors C 0603 CG 101 J 500 P

FrelTec GmbH. Shielded SMD Power Inductors Power Choke

DATA SHEET SURFACE-MOUNT CERAMIC MULTILAYER CAPACITORS General Purpose & High Capacitance Class 2, X7R

WCAP-CSSA Ceramic Capacitors

Epoxy-coated Solid Electrolytic Tantalum Capacitors (LEAD FREE) TCR Series (LEAD FREE)

Super High AUTO (SHA) Series

Surface Mount Multilayer Chip Capacitors

Multilayer Ceramic Chip Capacitors

PRODUCT: MULTILAYER CERAMIC CAPACITOR

50 TZV 1500 M JDE VB 18X21.5

MULTILAYER CERAMIC CAPACITORS Safety Certified X1/Y2 Series 1808 to 2220 Sizes NP0 & X7R Dielectrics RoHS Compliance

WIP201610P L Series Engineering Specification

DATA SHEET. SURFACE MOUNT MULTILAYER CERAMIC CAPACITORS General purpose & High capacitance Class 2, X5R. 4 V TO 50 V 100 pf to 100 µf

Product Data Sheet PD-0053-A

Notice for TAIYO YUDEN products

DATA SHEET SURFACE-MOUNT CERAMIC MULTILAYER CAPACITORS NP0/X5R/X7R

WIP252012P L Series Engineering Specification

TEA10402V15A0 Engineering Specification

Multi Layer Ceramic Capacitors

CKD Series Low ESL Feed Through Type

MULTILAYER CHIP CERAMIC CAPACITOR

2011 New Products of MLCC

Ceramic Chip Capacitors

Surface Mount Multilayer Ceramic Chip Capacitors with Integrated Resistor for High Pulse Current Applications

Transcription:

Low Inductance Ceramic Capacitor (LICC) LICC(Low Inductance Ceramic Capacitor) is a kind of MLCC that is used for decoupling in High Speed IC. The termination shape of LICC is different from that of MLCC. Generally, the inductance value of capacitor is related with the current path length. In case of LICC, the termination parts are formed in the direction of longer side of capacitor in order to reduce the current path. Due to this design improvement,licc reduce the inductance value effectively. General Features - Low ESL, good for noise reduction for high frequency - Highly reliable tolerance and high speed automatic chip placement on PCBs - Highly reliable performance - Highly resistant termination metal - Tape & reel for surface mount assembly Applications -High Speed Microprocessor -High Frequency Digital Equipment Part Numbering CL 01 A 105 K Q 5 N L N C 1 2 3 4 5 6 7 8 9 10 11 1 Samsung 2 Multilayer Ceramic Capacitor 2 Size(mm) 3 3 Capacitance Temperature Characteristic 4 4 Nominal Capacitance 5 5 Capacitance Tolerance 6 Rated Voltage 7 Thickness Option 8 Product & Plating Method 9 LICC (Samsung Control Code) 108Reserved For Future Use 118Packaging Type 1 Samsung Multilayer Ceramic Capacitor 2 SIZE(mm) Code Size(mm) 01 0.8 1.6 12 1.25 2.0 13 1.6 3.2

3 CAPACITANCE TEMPERATURE CHARACTERISTIC Code A Temperature Temperature Range X5R X5R ±15% -55 ~ +85 B Class Ⅱ X7R X7R ±15% -55 ~ +125 X X6S X6S ±22% -55 ~ +105 4 NOMINAL CAPACITANCE Nominal capacitance is identified by 3 digits. The first and second digits identify the first and second significant figures of the capacitance. The third digit identifies the multiplier. 'R' identifies a decimal point. - Example Code Nominal Capacitance 1R5 1.5 pf 103 10,000 pf, 10 nf, 0.01μ F * uf = 10 3 nf = 10 6 pf 5 CAPACITANCE TOLERANCE Code Tolerance Code Tolerance J ±5% M ±20% K ±10% 6 RATED VOLTAGE Code Rated Voltage Code Rated Voltage R 4.0V A 25V Q 6.3V L 35V P 10V B 50V O 16V 7 THICKNESS OPTION Code Symbol Thickness(T) Code Symbol Thickness(T) 0306(0816) 5 0.50±0.10 C 0.85±0.10 0612(1632) 5 0.50±0.10 E 1.10±0.15 0508(1220) C 0.85±0.10

8 PRODUCT & PLATING METHOD Code Electrode Termination Plating Type N Ni Cu Sn_100% 9 SAMSUNG CONTROL CODE Code Description of the code Code Description of the code A Array (2-element) N Normal B Array (4-element) P Automotive C High - Q L LICC 10 RESERVED FOR FUTURE USE 6 Code N Description of the code Reserved for future use 11 PACKAGING TYPE Code Packaging Type Code Packaging Type B Bulk F Embossing 13" (10,000EA) P Bulk Case L Paper 13" (15,000EA) C Paper 7" O Paper 10" D Paper 13" (10,000EA) S Embossing 10" E Embossing 7" APPEARANCE AND DIMENSION BW T DIMENSION ( mm ) CODE EIA CODE L W T BW 01 0306 1.6 ± 0.1 0.8 ± 0.1 0.50±0.10 0.15min. W L 12 0508 2.0 ± 0.1 1.25 ± 0.1 13 0612 3.2 ± 0.2 1.6 ± 0.2 0.50±0.10 0.85±0.10 0.85±0.10 1.10±0.15 0.2min. 0.2min.

RELIABILITY TEST CONDITION NO ITEM PERFORMANCE TEST CONDITION 1 Appearance No Abnormal Exterior Appearance Through Microscope( 10) 10,000 MΩ OR 500 MΩ μf whichever is smaller 2 Insulation RatedVoltageisbelow16V; Apply the Rated Voltage For 60 ~ 120 Sec. 10,000 MΩ or 100 MΩ μf whichever is smaller 3 Withstanding Voltage No Dielectric Breakdown or Mechanical Breakdown ClassⅠ: 300% of the Rated Voltage for 1~5 sec. ClassⅡ:250% of the Rated Voltage for 1~5 sec. is applied Capacitance Frequency Voltage 4 Capacita nce Class Ⅱ Within the specified tolerance 10 μf 1 khz ±10% 1.0±0.2Vrms >10 μf 120 Hz ±20% 0.5±0.1Vrms Capacitance Frequency Voltage 5 Tanδ Class Ⅱ Voltage DF 50V 0.025max X5R/X7R/X6S 25V 0.025max 16V 0.035max Below 10V 0.0125max 10 μf 1 khz ±10% 1.0±0.2Vrms >10 μf 120 Hz ±20% 0.5±0.1Vrms

RELIABILITY TEST CONDITION Capacitance shall be measured by the steps shown in the following table. A(X5R)/ B(X7R) Capacitance Change with No Bias ±15% Step Temp.( ) 1 25 ± 2 2 Min. operating temp. ± 2 6 Temperature of Capacitance Class Ⅱ X(X6S) ±22% 3 25 ± 2 4 Max. operating temp ± 2 5 25 ± 2 - CLASS Ⅱ Capacitance Change shall be calculated from the formula as below. C = C2 - C1 C1 100(%) C1; Capacitance at step 3 C2: Capacitance at step 2 or 4 Apply 500g.f Pressure for 10±1 sec. 7 Adhesive Strength of Termination Apperance No Indication Of Peeling Shall Occur On The Terminal Electrode. No mechanical damage shall occur. 500g.f Apply 1000g.f Pressure For 0612 size Bending limit ; 1mm Test speed ; 1.0mm/SEC. Capacitance Change Keep the test board at the limit point in 5 sec., Then measure capacitance. 20 R=230 50 8 Bending Strength Capacitance Class Ⅱ A(X5R)/ B(X7R)/ X(X6S) Within ±12.5% 45±1 45±1 Bending limit

RELIABILITY TEST CONDITION NO ITEM PERFORMANCE TEST CONDITION More Than 95% Of The Terminal Surface Is 9 Solderability To Be Soldered Newly, So Metal Part Does Not Come Out Or Dissolve Solder 63Sn-37Pb Sn-3Ag-0.5Cu Soldering Temp. 235±5 245±5 Dip time 5±0.5 SEC. 3±0.3 SEC. Pre-heating at 80~120 for 10~30 SEC. Apperance No mechanical damage shall occur. Solder Temperature : 270±5 Capacitance A(X5R)/ B(X7R) Class Ⅱ Capacitance Change Within ±7.5% Dip Time : 10±1 sec. Each termination shall be fully immersed and preheated as below : STEP TEMP.( ) TIME(SEC.) 10 to Soldering heat Tanδ (Class Ⅱ) Insulation Withstanding Voltage Appearance X(X6S) Within ±15% Within the specified initial value Within the specified initial value Within the specified initial value No mechanical damage shall occur. 1 80~100 60 2 150~180 60 Leave the capacitor in ambient condition for specified time* before measurement Class Ⅱ :48± 4 hours 11 Vibration Test Capacitance Capacitance Change Class A(X5R)/ B(X7R) Within ±5% Ⅱ X(X6S) Within ±10% The capacitor shall be subjected to a Harmonic Motion having a total amplitude of 1.5mm changing frequency from 10Hz to 55Hz and back to 10Hz In 1 min. Tanδ (Class Ⅱ) Insulation Within the specified initial value Within the specified initial value Repeat this for 2hours each in 3 mutually perpendicular directions

RELIABILITY TEST CONDITION NO ITEM PERFORMANCE TEST CONDITION 12 Humidity (Steady State) Appearance No mechanical damage shall occur. Temperature : 40±2 Capacitance Change Relative humidity : 90~95 %RH Duration time : 500 +12/-0 hr. A(X5R)/ Within ±12.5% Capacitance Class B(X7R) Ⅱ Leave the capacitor in ambient X(X6S) Within ±25% condition for specified time* before measurement. CLASSⅡ : 48±4 Hr. Voltage DF 50V 0.05max Tanδ 25V 0.05max CLASS Ⅱ X5R/X7R/X6S 16V 0.05max Below 10V 0.0125max Insulation 1,000 MΩ or 50 MΩ μf whichever is smaller. Rated Voltage is below 16V ; 10,00MΩ or 10MΩ μf whichever is smaller Appearance No mechanical damage shall occur. Applied voltage : Rated Voltage Capacitance A(X5R)/ B(X7R) Class Ⅱ Capacitance Change Within ±12.5% Temperature : 40±2 Humidity : :90~95%RH Duration time : 500 +12/-0 hr. Charge/discharge current : 50mA max. <Initial Measurement> Perform the heat treatment at 150 +0/-10 for 1 hr. Then leave the capacitor in ambient condition for 48±4 hrs. before measurement. Then perform the measurement. X(X6S) Within ±30% <Latter Measurement> - Class Ⅱ Perform the heat treatment at 150 +0/-10 13 Moisture for 1 hr. Then leave the capacitor in ambient condition for 48±4 hrs. before measurement. Tanδ (Class Ⅱ) Voltage DF 50V 0.05max X5R/X7R/X6S 25V 0.05max 16V 0.05max Below 10V 0.0125max Then perform the measurement. Insulation 500 MΩ or 25MΩ μf whichever is smaller. Rated Voltage is below 16V ; 500MΩ or 5MΩ μf whichever is smaller

RELIABILITY TEST CONDITION NO ITEM PERFORMANCE TEST CONDITION Appearance No mechanical damage shall occur. Capacitance Change Applied Voltage : 100% of Rated Voltage Test Time : 1000 +48/-0 Hr. Current Applied : 50mA Max. Capacitance Class Ⅱ A(X5R)/ B(X7R) Within ±12.5% Temp. A(X5R) 85 ±3 Class B(X7R) 125 ±3 Ⅱ X(X6S) 105 ±3 <Initial Measurement> High X(X6S) Within ±12.5% Perform the heat treatment at 150 +0/-10 for 1 hr. Then leave the capacitor in ambient 14 Temperature condition for 48±4 hrs. before measurement. Then perform the measurement. <Latter Measurement> Tanδ (Class Ⅱ) Insulation Voltage DF 50V 0.05max X5R/X7R/X6S 25V 0.05max 16V 0.05max Below 10V 0.0125max r 1,000 MΩ or 50MΩ μf whichever is smaller. - Class Ⅱ Perform the heat treatment at 150 +0/-10 for 1 hr. Then leave the capacitor in ambient condition for 48±4 hrs. before measurement. Then perform the measurement. 15 Temperature Cycle Appearance No mechanical damage shall occur. Capacitor shall be subjected to 5 cycles. Capacitance Change Condition for 1 cycle : Step Temp.( ) Time(min.) Capacitance Class A(X5R)/ B(X7R)/ Within ±7.5% Min. operating 1 temp.+0/-3 30 Ⅱ 2 25 2~3 X(X6S) Within ±7.5% Max. operating 3 temp.+3/-0 30 Tanδ (Class Ⅱ) Within the specified initial value 4 25 2~3 Leave the capacitor in ambient condition for specified time* before measurement Class Ⅱ :48±4hours Insulation Within the specified initial value

PACKAGING CARDBOARD PAPER TAPE Feeding Hole Chip Inserting Hole D E B A F W t P0 P2 P1 unit : mm Symbol Type D i m e n s i o n 0306 (0816) 0508 (1220) 0612 (1632) EMBOSSED PLASTIC TAPE t1 A B W F E P1 P2 P0 D t 1.1 ±0.2 1.6 ±0.2 2.0 ±0.2 1.9 ±0.2 2.4 ±0.2 3.6 ±0.2 Feeding Hole B A 8.0 ±0.3 3.5 ±0.05 1.75 ±0.1 4.0 ±0.1 Chip inserting Hole D 2.0 ±0.05 4.0 ±0.1 Φ1.5 +0.1/-0 E F 1.1 Below W High Voltage Type t0 P0 P2 P1 unit : mm Symbol Type A B W F E P1 P2 P0 D t1 t0 D i m e n s i o n 0612 (1632) 1.9 ±0.2 3.5 ±0.2 8.0 ±0.3 3.5 ±0.05 1.75 ±0.1 4.0 ±0.1 2.0 ±0.05 4.0 ±0.1 Φ1.5 +0.1/-0 2.5 max 0.6 Below

TAPING SIZE Empty Section 45 Pitch Packed Part Empty Section 50 Pitch Loading Section 35 Pitch END START unit : pcs Symbol Cardboard Paper Tape Embossed Plastic Tape 7" Reel 4000 2000 13" Reel 15000 - REEL DIMENSION E C High Voltage Type R D B W t A unit : mm Symbol A B C D E W t R 7" Reel φ180+0/ -3 φ60+1/ -3 φ13±0.3 25±0.5 2.0±0.5 9±1.5 1.2±0.2 13" Reel φ330±2.0 φ80+1/ -3 2.2±0.2 1.0

PACKAGING BULK CASE PACKAGING - Bulk case packaging can reduce the stock space and transportation costs. - The bulk feeding system can increase the productivity. - It can eliminate the components loss. A B T C D E F W G H L I unit : mm Symbol A B T C D E Dimension 6.8±0.1 8.8±0.1 12±0.1 1.5+0.1/-0 2+0/-0.1 3.0+0.2/-0 Symbol F W G H L I Dimension 31.5+0.2/-0 36+0/-0.2 19±0.35 7±0.35 110±0.7 5±0.35

STORAGE CONDITION Storage Environment The electrical characteristics of MLCCs were degraded by the environment of high temperature or humidity. Therefore, the MLCCs shall be stored in the ambient temperature and the relative humidity of less than 40 and 70%, respectively. Guaranteed storage period is within 6 months from the outgoing date of delivery. Corrosive Gases Since the solderability of the end termination in MLCC was degraded by a chemical atmosphere such as chlorine, acid or sulfide gases, MLCCs must be avoid from these gases. Temperature Fluctuations Since dew condensation may occur by the differences in temperature when the MLCCs are taken out of storage, it is important to maintain the temperature-controlled environment. DESIGN OF LAND PATTERN Array Type When designing printed circuit boards, the shape and size of the lands must allow for the proper amount of solder on the capacitor. The amount of solder at the end terminations has a direct effect on the crack. The crack in MLCC will be easily occurred by the tensile stress which was due to too much amount of solder. In contrast, if too little solder is applied, the termination strength will be insufficiently. Use the following illustrations as guidelines for proper land design. Recommendation of Land Shape and Size. W Solder Resist b T Solder Resist Solder Land 2/3W < b < W a 2/3T < a < T

ADHESIVES When flow soldering the MLCCs, apply the adhesive in accordance with the following conditions. Requirements for Adhesives They must have enough adhesion, so that, the chips will not fall off or move during the handling of the circuit board. They must maintain their adhesive strength when exposed to soldering temperature. They should not spread or run when applied to the circuit board. They should harden quickly. They should not corrode the circuit board or chip material. They should be a good insulator. They should be non-toxic, and not produce harmful gases, nor be harmful when touched. Application Method It is important to use the proper amount of adhesive. Too little and much adhesive will cause poor adhesion and overflow into the land, respectively. Solder Resist PCB Land a a b Type 21 31 unit : mm a 0.2 min 0.2 min Array Type b 70~100 μm 70~100 μm c c c > 0 > 0 Adhesive hardening To prevent oxidation of the terminations, the adhesive must harden at 160 or less, within 2 minutes or less. MOUNTING Mounting Head Pressure Excessive pressure will cause crack to MLCCs. The pressure of nozzle will be 300g maximum during mounting.

Bending Stress When double-sided circuit boards are used, MLCCs first are mounted and soldered onto one side of the board. When the MLCCs are mounted onto the other side, it is important to support the board as shown in the illustration. If the circuit board is not supported, the crack occur to the ready-installed MLCCs by the bending stress. nozzle force support pin Manual Soldering Manual soldering can pose a great risk of creating thermal cracks in chip capacitors. The hot soldering iron tip comes into direct contact with the end terminations, and operator's carelessness may cause the tip of the soldering iron to come into direct contact with the ceramic body of the capacitor. Therefore the soldering iron must be handled carefully, and close attention must be paid to the selection of the soldering iron tip and to temperature control of the tip. Array Type Amount of Solder Too much Solder Not enough Solder Cracks tend to occur due to large stress W eak holding force may cause bad connections or detaching of the capacitor Good

Cooling Natural cooling using air is recommended. If the chips are dipped into solvent for cleaning, the temperature difference( T) must be less than 100 Cleaning If rosin flux is used, cleaning usually is unnecessary. When strongly activated flux is used, chlorine in the flux may dissolve into some types of cleaning fluids, thereby affecting the chip capacitors. This means that the cleaning fluid must be carefully selected, and should always be new. Notes for Separating Multiple, Shared PC Boards. A multi-pc board is separated into many individual circuit boards after soldering has been completed. If the board is bent or distorted at the time of separation, cracks may occur in the chip capacitors. Carefully choose a separation method that minimizes the bending often circuit board. Recommended Soldering Profile Soldering Temp. ( ) Pre-heating Temp. ( ) Reflow Pre-heating 250±5 6 sec. max. Gradual Cooling in the air T i) 1206(3216) and below : 150 max. 220 ii) 1210(3225) and over : 130 max. 30 to 50 sec. Array Type 60 sec. min. 60 to 120 sec. Time (sec.)

Flow Soldering Pre-heating 260±3 5 sec. max. Gradual Cooling in the air Temp. ( ) T i) 1206(3216) and below : 150 max. Pre-heating Temp. ( ) 120 sec. min. Time (sec.) Soldering Iron Soldering Pre-heating Soldering Cooling Variation of Temp. Temp ( ) Time (Sec) Time(Sec) Time(Sec) T 130 300±10 max 60 4 - Array Type Condition of Iron facilities Wattage Tip Diameter Soldering Time 20W Max 3 mm Max 4 Sec Max * Caution - Iron Tip Should Not Contact With Ceramic Body Directly.