Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant

Similar documents
Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

ORGANIZATION AND APPLICATION The MUX8532 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

ORGANIZATION AND APPLICATION The MUX8523 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

RadHard-by-Design Analog RHD8544

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

Radiation Performance Data Package MUX8501-S

Radiation Performance Data Package MUX8522-S

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

3.3 V 256 K 16 CMOS SRAM

Battery Disconnect Switch

5.0 V 256 K 16 CMOS SRAM

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

UT8CR512K32 16 Megabit SRAM Data Sheet September

8-CHANNEL MULTIPLEXER DESCRIPTION: FEATURES: SEi 338RP

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

2-input EXCLUSIVE-OR gate

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

60 V, 0.3 A N-channel Trench MOSFET

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

5 V 64K X 16 CMOS SRAM

TC74VCX14FT, TC74VCX14FK

Low-Voltage Single SPDT Analog Switch

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

Matched N-Channel JFET Pairs

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

Matched N-Channel JFET Pairs

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

Low-Voltage Single SPDT Analog Switch

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS logic level FET

Precision, 16-Channel/Dual 8-Channel, Low-Voltage, CMOS Analog Multiplexers

Powered-off Protection, 1, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

The 74LV08 provides a quad 2-input AND function.

The 74LVC1G02 provides the single 2-input NOR function.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

April 2004 AS7C3256A

3.3 V 64K X 16 CMOS SRAM

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

Description. For Fairchild s definition of Eco Status, please visit:

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

The 74LV08 provides a quad 2-input AND function.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

2N4856JAN/JANTX/JANTXV Series. N-Channel JFETs. Vishay Siliconix

65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

Low-power dual Schmitt trigger inverter

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Low-power triple buffer with open-drain output

Low-power configurable multiple function gate

N-channel TrenchMOS logic level FET

P-channel enhancement mode MOS transistor

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

The 74AUP2G34 provides two low-power, low-voltage buffers.

SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Improved Quad CMOS Analog Switches

The 74AXP1G04 is a single inverting buffer.

Low-power configurable multiple function gate

TC74LCX08F,TC74LCX08FN,TC74LCX08FT,TC74LCX08FK

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

5-stage Johnson decade counter

TrenchMOS ultra low level FET

Precision, 8-Channel/Dual 4-Channel, High-Performance, CMOS Analog Multiplexers

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

Transcription:

Standard Products ACT8506 48-Channel Analog Multiplexer Module Radiation Tolerant www.aeroflex.com/mux May 5, 2014 Datasheet FEATURES 48 channels provided by six 16-channel multiplexers Radiation performance - Total dose: 300 krads(si), Dose rate = 50-300 rads(si)/s - SEU: Immune up to 120 Me-cm 2 /mg - SEL: Immune by process design Full military temperature range Low power consumption < 90mW One address bus (A0-3) and three enable lines afford flexible organization Fast access time 1500ns typical Break-Before-Make switching Same Form / Fit / Function as ACT8502 minus channel input transorbs Designed for aerospace and high reliability space applications Packaging Hermetic ceramic - 96 leads, 1.32"Sq x 0.20"Ht quad flat pack - Typical Weight 15 grams s Radiation Hardness Assurance Plan is DLA Certified to MIL-PRF-38534, Appendix G. GENERAL DESCRIPTION Aeroflex s ACT8506 is a radiation tolerant, 48 channel multiplexer MCM (multi-chip module). The ACT8506 has been specifically designed to meet exposure to radiation environments. The multiplexer is available in a 96 lead High Temperature Co-Fired Ceramic (HTCC) Quad Flatpack (CQFP). It is guaranteed operational from -55 C to +125 C. Available screened in accordance with MIL-PRF-38534, the ACT8506 is ideal for demanding military and space applications. ORGANIZATION AND APPLICATION The ACT8506 consists of six 16 channel multiplexers arranged as shown in the Block Diagram. The ACT8506 design is inherently radiation tolerant. The ACT8506 consists of forty-eight (48) channels addressable by bus A 0 ~A 3 in three 16 channel blocks, each block enabled separately. Each block connects the addressed channel to two outputs, "Output" and "Current". This technique enables selecting and reading a remote resistive sensor without the MUX resistance being part of the measurement. For grounded sensors, this is done by passing current to the sensor by means of the "Current" pin and reading the resultant voltage (proportional to the sensor resistance) at the "Output" pin. SCD8506 Rev D

+EE -EE REF GND CH 0 CH 15 EN 0-15 CH 16 CH 31 EN 16-31 A0 A1 A2 A3 16 16 MUX 1 OUTPUT 0-15 MUX 2 16 MUX 3 OUTPUT 16-31 CH 32 CH 47 16 MUX 4 EN 32-47 16 16 MUX 5 MUX 6 CURRENT 16-31 ACT8506 48 CHANNEL ANALOG MUX BLOCK DIAGRAM CURRENT 0-15 OUTPUT 32-47 CURRENT 32-47 2

ABSOLUTE MAXIMUM RATINGS 1/ Parameter Range Units Case Operating Temperature Range -55 to +125 C Storage Temperature Range -55 to +150 C Supply oltage +EE (Pin 44) -EE (Pin 46) REF (Pin 48) Digital Input Overvoltage EN (Pins 5, 91, 92), A (Pins 1, 3, 93, 95) Analog Input Over oltage (Power On/Off) S +16.5-16.5 +16.5 <R +4 >GND -4 ±25 Notes: 1/ All measurements are made with respect to ground. NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress rating only; functional operation beyond the "Operation Conditions" is not recommended and extended exposure beyond the "Operation Conditions" may affect device reliability. RECOMMENDED OPERATING CONDITIONS 1/ Symbol Parameter Typical Units +EE +15 Power Supply oltage +15.0 -EE -15 Power Supply oltage -15.0 REF Reference oltage +5.00 AL, EN Logic Low Level +0.8 AH, EN Logic High Level +4.0 Notes: 1/ Power Supply turn-on sequence shall be as follows: +EE, -EE, followed by REF. DC ELECTRICAL PERFORMANCE CHARACTERISTICS 1/ (Tc = -55 C to +125 C, +EE = -15, -EE = -15, REF = +5.0 - Unless otherwise specified) Parameter Symbol Conditions Min Max Units Supply Current +IEE EN(0-47) = A(0-3) = 0 0.3 3 ma -IEE -3-0.3 ma +ISBY EN(0-47) = 4, A(0-3) = 0 6/ 0.3 3 ma -ISBY -3-0.3 ma Address Input Current IAL(0-3) A = 0 1/, 7/ -6 6 A IAH(0-3) A = 5 1/, 7/ -6 6 A Enable Input Current IENL(0-15) EN(0-15) = 0 7/ -2 2 A IENH(0-15) EN(0-15) = 5 7/ -2 2 A IENL(16-31) EN(16-31) = 0 7/ -2 2 A IENH(16-31) EN(16-31) = 5 7/ -2 2 A IENL(32-47) EN(32-47) = 0 7/ -2 2 A IENH(32-47) EN(32-47) = 5 7/ -2 2 A 3

DC ELECTRICAL PERFORMANCE CHARACTERISTICS 1/ (continued) (Tc = -55 C to +125 C, +EE = -15, -EE = -15, REF = +5.0 - Unless otherwise specified) Parameter Symbol Conditions Min Max Units Positive Input Leakage Current CH0-CH47 Negative Input Leakage Current CH0-CH47 ISOFFOUTPUT IN = +10, EN = 4, output and all unused MUX inputs under test = -10 2/, 3/, 7/ +25 C -20 +20 na +ISOFFCURRENT -200 +200 na -ISOFFOUTPUT IN = -10, EN = 4, output and all unused MUX inputs under test = +10 2/, 3/, 7/ +25 C -20 +20 na -ISOFFCURRENT -200 +200 na Output Leakage Current OUTPUTS (pins 25, 70 & 68) CURRENTS (pins 67 & 69) Output Leakage Current OUTPUTS (pins 25, 70 & 68) CURRENTS (pins 67 & 69) Switch ON Resistance OUTPUTS (pins 25, 70 & 68) Switch ON Resistance CURRENTS (pins 26, 67 & 69) +IDOFFOUTPUT(0-47) OUT = +10, EN = 4, output and all unused MUX inputs under test = -10 3/, 4/, 7/ -100 +100 +IDOFFCURRENT(0-47) -100 +100 -IDOFFOUTPUT(0-47) OUT = -10, EN = 4, output and all unused MUX inputs under test = +10 3/, 4/, 7/ -100 +100 -IDOFFCURRENT(0-47) -100 +100 RDS(ON)(0-47) A RDS(ON)(0-47)) B RDS(ON)(0-47) C RDS(ON)(0-47) A RDS(ON)(0-47) B RDS(ON)(0-47) C IN = +15, EN = 0.8, IOUT = -1mA IN = +5, EN = 0.8, IOUT = -1mA IN = -5, EN = 0.8, IOUT = +1mA IN = +15, EN = 0.8, IOUT = -1mA IN = +5, EN = 0.8, IOUT = -1mA IN = -5, EN = 0.8, IOUT = +1mA Notes: 1/ Measure inputs sequentially. Ground all unused inputs of the device under test. A is the applied input voltage to the address lines A(0-3). 2/ IN is the applied input voltage to the input channels CH0-CH47. 3/ EN is the applied input voltage to the enable lines EN (0-15), EN (16-31) and EN (32-47). 4/ OUT is the applied input voltage to the output lines OUTPUT(0-15), OUTPUT(16-31), OUTPUT(32-47), CURRENT(0-15), CURRENT(16-31) and CURRENT(32-47). 5/ Negative current is the current flowing out of each of the MUX pins. Positive current is the current flowing into each MUX pin. 6/ If not tested, shall be guaranteed to the specified limits. 7/ These parameters for Tc = -55 C are guaranteed by design, characterization, or correlation to other test parameters but not production tested. na na na na SWITCHING CHARACTERISTICS (Tc = -55 C to +125 C, +EE = +15, -EE = -15, REF = +5.0 -- Unless otherwise specified) Parameter Symbol Conditions Min Max Units Switching Test MUX t A HL RL = 10K, CL = 50pF 10 1500 ns t A LH RL = 10K, CL = 50pF Tc = +25 C, +125 C Tc = -55 C 10 10 2000 5000 ns t ON EN RL = 1K, CL = 50pF 10 1500 ns t OFF EN 10 1000 ns 4

TRUTH TABLE (CH0 CH15) A3 A2 A1 A0 EN(0-15) "ON" CHANNEL 1/ X X X X H NONE L L L L L CH0 L L L H L CH1 L L H L L CH2 L L H H L CH3 L H L L L CH4 L H L H L CH5 L H H L L CH6 L H H H L CH7 H L L L L CH8 H L L H L CH9 H L H L L CH10 H L H H L CH11 H H L L L CH12 H H L H L CH13 H H H L L CH14 H H H H L CH15 1/ Between CH0-15 and OUTPUT (0-15) and CURRENT (0-15). TRUTH TABLE (CH16 CH31) A3 A2 A1 A0 EN(16-31) "ON" CHANNEL 1/ X X X X H NONE L L L L L CH16 L L L H L CH17 L L H L L CH18 L L H H L CH19 L H L L L CH20 L H L H L CH21 L H H L L CH22 L H H H L CH23 H L L L L CH24 H L L H L CH25 H L H L L CH26 H L H H L CH27 H H L L L CH28 H H L H L CH29 H H H L L CH30 H H H H L CH31 1/ Between CH16-31 and OUTPUT (16-31) and CURRENT (16-31). TRUTH TABLE (CH32 CH47) A3 A2 A1 A0 EN(32-47) "ON" CHANNEL 1/ X X X X H NONE L L L L L CH32 L L L H L CH33 L L H L L CH34 L L H H L CH35 L H L L L CH36 L H L H L CH37 L H H L L CH38 L H H H L CH39 H L L L L CH40 H L L H L CH41 H L H L L CH42 H L H H L CH43 H H L L L CH44 H H L H L CH45 H H H L L CH46 H H H H L CH47 1/ Between CH32-47 and OUTPUT (32-47) and CURRENT (32-47) 5

Address Lines (A0 - A3) 4.0 0.8 11.6 MIN MUX Output t A HL 0 Definition of t A HL Address Lines (A0 - A3) 4.0 0.8 11.6 MIN MUX Output t A LH 0 Definition of t A LH EN Lines 4.0 0.8 ~3 to 10.0 MUX Output t ON EN Definition of t ON EN and t OFF EN t OFF EN 0 NOTE: f = 10KHz, Duty cycle =. ACT8506 SWITCHING DIAGRAMS 6

PIN NUMBERS & FUNCTIONS ACT8506 96 Leads Ceramic QUAD Flat Pack Pin # Function Pin # Function Pin # Function 1 A2 33 CH11 65 CH33 2 NC 34 NC 66 CH32 3 A3 35 CH12 67 Output I(32-47) 4 NC 36 NC 68 Output (32-47) 5 EN 0-15 37 CH13 69 Output I(16-31) 6 NC 38 NC 70 Output (16-31) 7 CH0 39 CH14 71 GND 8 NC 40 NC 72 GND 9 CH1 41 CH15 73 CH31 10 NC 42 NC 74 CH30 11 CH2 43 NC 75 CH29 12 NC 44 +EE 76 CH28 13 CH3 45 NC 77 CH27 14 NC 46 -EE 78 CH26 15 CH4 47 NC 79 CH25 16 NC 48 REF 80 CH24 17 CH5 49 NC 81 CH23 18 NC 50 CASE GND 82 CH22 19 CH6 51 CH47 83 CH21 20 NC 52 CH46 84 CH20 21 CH7 53 CH45 85 CH19 22 NC 54 CH44 86 CH18 23 GND 55 CH43 87 CH17 24 GND 56 CH42 88 CH16 25 Output (0-15) 57 CH41 89 GND 26 Output I(0-15) 58 CH40 90 GND 27 CH8 59 CH39 91 EN 32-47 28 NC 60 CH38 92 EN 16-31 29 CH9 61 CH37 93 A0 30 NC 62 CH36 94 NC 31 CH10 63 CH35 95 A1 32 NC 64 CH34 96 NC NOTE: It is recommended that all "NC" or "no connect pin" be grounded. This eliminates or minimizes any ESD or static buildup. 7

ORDERING INFORMATION Model Number DLA SMD # Screening Package ACT8506-7 - Commercial Flow, +25 C testing only ACT8506-S 5962-0323402KXC In accordance with DLA SMD ACT8506-901-1S 5962F0323402KXC In accordance with DLA Certified RHA Program Plan to RHA Level "F", 300krads(Si) QUAD Flat Pack 1.150 ±.005 (23 Spaces at.050) Tol Non-Cum 4 Sides Pin 1.200 MAX Pin 13 Pin 12 Pin 85 Pin 84.0165 ±.003 1.320 SQ MAX Pin 36 (.400) Pin 37 Pin 61 Pin 60.006 ±.001 FLAT PACKAGE OUTLINE Note: Outside ceramic tie bars not shown for clarity. Contact factory for details. EXPORT CONTROL: This product is controlled for export under the International Traffic in Arms Regulations (ITAR). A license from the U.S. Government is required prior to the export of this product from the United States. www.aeroflex.com/hirel info-ams@aeroflex.com Datasheet Definitions: Advanced Preliminary Datasheet Product in Development Shipping Non-Flight Prototypes Shipping QML and Reduced HiRel, Inc. reserves the right to make changes to any products and services described herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties. Our passion for performance is defined by three attributes. Solution-Minded Performance-Driven Customer-Focused 8