CD54/74AC153, CD54/74ACT153

Similar documents
CD54/74HC151, CD54/74HCT151

CD74HC147, CD74HCT147

CD54/74HC393, CD54/74HCT393

CD54/74HC30, CD54/74HCT30

CD54/74HC164, CD54/74HCT164

CD74HC151, CD74HCT151

CD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject

CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238

CD74HC165, CD74HCT165

CD74HC109, CD74HCT109

CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information

CD54/74HC32, CD54/74HCT32

CD54HC257, CD74HC257, CD54HCT257, CD74HCT257

CD54/74HC147, CD74HCT147. High Speed CMOS Logic 10-to-4 Line Priority Encoder. Features. [ /Title (CD74 HC147, CD74 HCT14 7) /Subject

CD54HC11, CD74HC11, CD54HCT11, CD74HCT11

CD54/74HC367, CD54/74HCT367, CD54/74HC368, CD74HCT368

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC244 Octal 3-STATE Buffer

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

CD54HC147, CD74HC147, CD74HCT147

MM74HC573 3-STATE Octal D-Type Latch

CD74HC373, CD74HCT373, CD54HC573, CD74HC573, CD74HCT573 High Speed CMOS Logic Octal Transparent Latch, Three-State Output

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC373 3-STATE Octal D-Type Latch

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

SN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES

CD74HC221, CD74HCT221

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC373 3-STATE Octal D-Type Latch

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC139 Dual 2-To-4 Line Decoder

SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS

MM74HC138 3-to-8 Line Decoder

MM74HC151 8-Channel Digital Multiplexer

MM74HC00 Quad 2-Input NAND Gate

MM74HC08 Quad 2-Input AND Gate

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

MM74HC32 Quad 2-Input OR Gate

MM74HC154 4-to-16 Line Decoder

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

74HC1G125; 74HCT1G125

MM74HC157 Quad 2-Input Multiplexer

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HCT138 3-to-8 Line Decoder

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

CD4028BC BCD-to-Decimal Decoder

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

Obsolete Product(s) - Obsolete Product(s)

MM74HC175 Quad D-Type Flip-Flop With Clear

2-input EXCLUSIVE-OR gate

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

8-bit binary counter with output register; 3-state

74ACT825 8-Bit D-Type Flip-Flop

74AHC2G126; 74AHCT2G126

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

The 74HC21 provide the 4-input AND function.

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HCT08 Quad 2-Input AND Gate

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

CD4021BC 8-Stage Static Shift Register

MM74HCT540, Inverting Octal 3-STATE Buffer MM74HCT541, Octal 3-STATE Buffer

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

The 74LVC1G11 provides a single 3-input AND gate.

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

The 74LV08 provides a quad 2-input AND function.

74VHC00 Quad 2-Input NAND Gate

The 74LVC1G02 provides the single 2-input NOR function.

2 Input NAND Gate L74VHC1G00

74AHC1G00; 74AHCT1G00

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

CD4028BC BCD-to-Decimal Decoder

Transcription:

CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject (Dual 4-Input Multiplexer) /Autho r () /Keywords (Harris Semiconductor, Advan ced CMOS ) /Creator () /DOCI NFO pdfmark Buffered Inputs Typical Propagation Delay - 6.3ns at V CC = V, T A = 2 o C, C L = 0pF Exceeds 2kV ESD Protection MIL-STD-883, Method 301 SCR-Latchup-Resistant CMOS Process and Circuit Design Speed of Bipolar FAST /AS/S with Significantly Reduced Power Consumption Balanced Propagation Delays AC Types Feature 1.V to.v Operation and Balanced Noise Immunity at 30% of the Supply ±24mA Output Drive Current - Fanout to 1 FAST ICs - Drives 0Ω Transmission Lines Pinout CD4AC13, CD4ACT13 (CERDIP) CD74AC13, CD74ACT13 (PDIP, SOIC) TOP VIEW 1E S1 1I 3 1I 2 1I 1 1I 0 1Y 1 2 3 4 6 7 8 The AC13 and ACT13 are dual 4-input multiplexers that utilize Advanced CMOS Logic technology. One of the four sources for each section is selected by the common Select inputs, S0 and S1. When the Enable inputs (1E, 2E) are HIGH, the outputs are in the low state. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD4AC13F3A 16 Ld CERDIP CD74AC13E 0 to 70 o C, -40 to 8, CD74AC13M96 0 to 70 o C, -40 to 8, 16 Ld PDIP 16 Ld SOIC CD4ACT13F3A 16 Ld CERDIP CD74ACT13E 0 to 70 o C, -40 to 8, 16 Ld PDIP CD74ACT13M 0 to 70 o C, -40 to 8, 16 Ld SOIC 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information. 16 V CC 1 2E 14 S0 13 2I 3 12 2I 2 11 2I 1 10 2I 0 9 2Y CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. FAST is a Trademark of Fairchild Semiconductor. 1 Copyright 2000, Texas Instruments Incorporated.

Functional Diagram 1 1E 6 1I 0 1I 1 4 1I 2 3 1I 3 14 S0 2 S1 10 2I 0 11 2I 1 12 2I 2 13 2I 3 1 2E SEL/MUX SEL/MUX 7 1Y 9 2Y = 8 V CC = 16 TRUTH TABLE SELECT INPUTS DATA INPUTS ENABLE INPUTS S1 S0 ni 0 ni 1 ni 2 ni 3 ne ny X X X X X X H L L L L X X X L L L L H X X X L H L H X L X X L L L H X H X X L H H L X X L X L L H L X X H X L H H H X X X L L L H H X X X H L H Select inputs S1 and S0 are common to both sections. H = High Level, L = Low Level, X = Don t Care, Z = High Impedance. 2

Absolute Maximum Ratings DC Supply Voltage, V CC........................ -0.V to 6V DC Input Diode Current, I IK For V I < -0.V or V I > V CC + 0.V......................±20mA DC Output Diode Current, I OK For V O < -0.V or V O > V CC + 0.V....................±0mA DC Output Source or Sink Current per Output Pin, I O For V O > -0.V or V O < V CC + 0.V....................±0mA DC V CC or Ground Current, I CC or I (Note 3).........±100mA Thermal Information Thermal Resistance (Typical, Note ) θ JA ( o C/W) PDIP Package............................. 90 SOIC Package............................. 160 Maximum Junction Temperature (Plastic Package).......... 10 o C Maximum Storage Temperature Range..........-6 o C to 10 o C Maximum Lead Temperature (Soldering 10s)............. 300 o C Operating Conditions Temperature Range, T A...................... - o C to 12 o C Supply Voltage Range, V CC (Note 4) AC Types...................................1.V to.v ACT Types.................................4.V to.v DC Input or Output Voltage, V I, V O................. 0V to V CC Input Rise and Fall Slew Rate, dt/dv AC Types, 1.V to 3V......................... 0ns (Max) AC Types, 3.6V to.v........................ 20ns (Max) ACT Types, 4.V to.v....................... 10ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. 3. For up to 4 outputs per device, add ±2mA for each additional output. 4. Unless otherwise specified, all voltages are referenced to ground.. θ JA is measured with the component mounted on an evaluation PC board in free air. DC Electrical Specifications TEST CONDITIONS V CC 2 o C -40 o C TO 8 o C - o C TO 12 o C PARAMETER SYMBOL V I (V) I O (ma) (V) MIN MAX MIN MAX MIN MAX UNITS AC TYPES High Level Input Voltage V IH - - 1. 1.2-1.2-1.2 - V 3 2.1-2.1-2.1 - V. 3.8-3.8-3.8 - V Low Level Input Voltage V IL - - 1. - 0.3-0.3-0.3 V 3-0.9-0.9-0.9 V. - 1.6-1.6-1.6 V High Level Output Voltage V OH V IH or V IL -0.0 1. 1.4-1.4-1.4 - V -0.0 3 2.9-2.9-2.9 - V -0.0 4. 4.4-4.4-4.4 - V -4 3 2.8-2.48-2.4 - V -24 4. 3.94-3.8-3.7 - V -7. - - 3.8 - - - V -0. - - - - 3.8 - V 3

DC Electrical Specifications (Continued) PARAMETER Low Level Output Voltage V OL V IH or V IL 0.0 1. - 0.1-0.1-0.1 V 0.0 3-0.1-0.1-0.1 V 0.0 4. - 0.1-0.1-0.1 V 12 3-0.36-0.44-0. V 24 4. - 0.36-0.44-0. V 7. - - - 1.6 - - V 0. - - - - - 1.6 V Input Leakage Current I I V CC or -. - ±0.1 - ±1 - ±1 µa Quiescent Supply Current MSI ACT TYPES I CC V CC or 0. - 8-80 - 160 µa High Level Input Voltage V IH - - 4. to 2-2 - 2 - V. Low Level Input Voltage V IL - - 4. to - 0.8-0.8-0.8 V. High Level Output Voltage V OH V IH or V IL -0.0 4. 4.4-4.4-4.4 - V -24 4. 3.94-3.8-3.7 - V -7. - - 3.8 - - - V -0. - - - - 3.8 - V Low Level Output Voltage V OL V IH or V IL 0.0 4. - 0.1-0.1-0.1 V 24 4. - 0.36-0.44-0. V 7. - - - 1.6 - - V 0. - - - - - 1.6 V Input Leakage Current I I V CC or -. - ±0.1 - ±1 - ±1 µa Quiescent Supply Current MSI Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load I CC I CC V CC or V CC -2.1 0. - 8-80 - 160 µa - 4. to. - 2.4-2.8-3 ma 6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. 7. Test verifies a minimum 0Ω transmission-line-drive capability at 8 o C, 7Ω at 12 o C. ACT Input Load Table SYMBOL TEST CONDITIONS V CC 2 o C -40 o C TO 8 o C - o C TO 12 o C V I (V) I O (ma) (V) MIN MAX MIN MAX MIN MAX UNITS INPUT UNIT LOAD S0, S1, ni0, ni1 1 ne 0.47 NOTE: Unit load is I CC limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 2 o C. 4

Switching Specifications Input t r, t f = 3ns, C L = 0pF (Worst Case) -40 o C TO 8 o C - o C TO 12 o C PARAMETER SYMBOL V CC (V) MIN TYP MAX MIN TYP MAX UNITS AC TYPES Propagation Delay, S0, S1, to Y t PLH, t PHL 1. - - 227 - - 20 ns 3.3 7.2-2. 7-28 ns (Note 9) (Note 10).2-18.2-20 ns Propagation Delay, ni to Y t PLH, t PHL 1. - - 11 - - 166 ns 3.3 4.8-16.9 4.7-18.6 ns 3.4-12.1 3.3-13.3 ns Propagation Delay, ne to Y t PLH, t PHL 1. - - 134 - - 148 ns 3.3 4.3-1 4.1-16. ns 3.1-10.7 3-11.8 ns Input Capacitance C I - - - 10 - - 10 pf Power Dissipation Capacitance C PD (Note 11) - - 93 - - 93 - pf ACT TYPES Propagation Delay, S0, S1, to Y t PLH, t PHL (Note 10).7-20. - 22 ns Propagation Delay, ni to Y t PLH, t PHL 4.6-16.4 4. - 18 ns Propagation Delay, ne to Y t PLH, t PHL 3.2-11. 3.2-12.6 ns Input Capacitance C I - - - 10 - - 10 pf Power Dissipation Capacitance C PD (Note 11) - - 93 - - 93 - pf 8. Limits tested at 100%. 9. 3.3V Min at 3.6V, Max at 3V. 10. V Min at.v, Max at 4.V. 11. C PD is used to determine the dynamic power consumption per multiplexer. AC: P D = V 2 CC f i (C PD + C L ) ACT: P D = V 2 CC f i (C PD + C L ) + V CC I CC where f i = input frequency, C L = output load capacitance, V CC = supply voltage.

t r = 3ns DISABLE t PLZ t f = 3ns t PZL INPUT LEVEL 90% 10% : LOW TO OFF TO LOW 0.2V CC VOL ( ) : HIGH TO OFF TO HIGH t PHZ t PZH V OH ( V CC ) 0.8 V CC OTHER INPUTS (TIED HIGH OR LOW) DISABLE S ENABLED DUT WITH THREE- STATE S DISABLED C L 0pF 00Ω R L S ENABLED (t PHZ, t PZH ) OPEN (t PHL, t PLH ) 2 V CC (t PLZ, t PZL ) (OPEN DRAIN) OUT 00Ω R L FOR AC SERIES ONLY: WHEN V CC = 1.V, R L = 1kΩ FIGURE 1. THREE-STATE PROPAGATION DELAY WAVEFORMS AND TEST CIRCUIT t r = 3ns t f = 3ns E 90% I OR S 10% Y t PLH t PHL FIGURE 2. PROPAGATION DELAY TIMES AND TEST CIRCUIT R L (NOTE) 00Ω DUT LOAD C L 0pF NOTE: For AC Series Only: When V CC = 1.V, R L = 1kΩ. AC ACT Input Level V CC 3V Input Switching Voltage, 0. V CC 1.V Output Switching Voltage, 0. V CC 0. V CC FIGURE 3. PROPAGATION DELAY TIMES 6

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated