In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Similar documents
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

TrenchMOS ultra low level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PSMN002-25P; PSMN002-25B

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

N-channel TrenchMOS logic level FET

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHM21NQ15T. TrenchMOS standard level FET

PHP7NQ60E; PHX7NQ60E

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS logic level FET

BUK71/ AIE. TrenchPLUS standard level FET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PHB108NQ03LT. N-channel TrenchMOS logic level FET

BF545A; BF545B; BF545C

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

P-channel enhancement mode MOS transistor

BUK B. N-channel TrenchMOS standard level FET

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK B. N-channel TrenchMOS logic level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PHT4NQ10LT. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS logic level FET

N-channel TrenchMOS standard level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK A. N-channel TrenchMOS standard level FET

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

PSMN K. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

60 V, 0.3 A N-channel Trench MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

Transcription:

Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email) Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below: - NXP N.V. (year). All rights reserved or Koninklijke Philips Electronics N.V. (year). All rights reserved Should be replaced with: - Nexperia B.V. (year). All rights reserved. If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding, Kind regards, Team Nexperia

M3D88 Rev. 2 26 April 22 Product data 1. Description in a plastic package using TrenchMOS technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Low threshold voltage Subminiature surface mount package. 3. Applications 4. Pinning information Battery management High speed switch Logic level translator. Table 1: Pinning - SOT23, simplified outline and symbol Pin Description Simplified outline Symbol 1 gate (g) 2 source (s) 3 d 3 drain (d) g 1 2 Top view MSB3 SOT23 MBB76 s

5. Quick reference data Table 2: Quick reference data Symbol Parameter Conditions Typ Max Unit V DS drain-source voltage (DC) 25 C T j 15 C - 55 V I D drain current (DC) T sp =25 C; V GS = 4.5 V - 335 ma P tot total power dissipation T sp =25 C -.83 W T j junction temperature - 15 C R DSon drain-source on-state resistance V GS = 4.5 V; I D = 5 ma 2.3 4. Ω V GS = 2.5 V; I D = 75 ma 2.4 5. Ω V GS = 1.8 V; I D = 75 ma 3.1 8. Ω 6. Limiting values Table 3: Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage (DC) 25 C T j 15 C - 55 V V DGR drain-gate voltage (DC) 25 C T j 15 C; R GS =2kΩ - 55 V V GS gate-source voltage - ±1 V I D drain current (DC) T sp =25 C; V GS = 4.5 V; - 335 ma Figure 2 and 3 T sp = 1 C; V GS = 4.5 V; Figure 2-212 ma I DM peak drain current T sp =25 C; pulsed; t p 1 µs; - 1.3 A Figure 3 P tot total power dissipation T sp =25 C; Figure 1 -.83 W T stg storage temperature 65 +15 C T j junction temperature 65 +15 C Source-drain diode I S source (diode forward) current (DC) T sp =25 C - 335 ma I SM peak source (diode forward) current T sp =25 C; pulsed; t p 1 µs - 1.3 A Product data Rev. 2 26 April 22 2 of 13

12 3aa17 12 3aa25 P der (%) I der (%) 8 8 4 4 5 1 15 2 T sp ( C) 5 1 15 2 T sp ( C) P der = P tot ---------------------- 1% P tot ( 25 C ) V GS 4.5 V I D I der = ------------------ 1% I D25C ( ) Fig 1. Normalized total power dissipation as a function of solder point temperature. Fig 2. Normalized continuous drain current as a function of solder point temperature. 1 3aa71 I D (A) Limit R DSon = V DS / I D 1 t p =1µs 1 µs 1-1 1ms DC 1 ms 1 ms 1-2 1 1 1 2 V DS (V) Fig 3. T sp =25 C; I DM is single pulse. Safe operating area; continuous and peak drain currents as a function of drain-source voltage. Product data Rev. 2 26 April 22 3 of 13

7. Thermal characteristics Table 4: Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-sp) R th(j-a) thermal resistance from junction to solder point thermal resistance from junction to ambient mounted on metal clad substrate; Figure 4 minimum footprint; mounted on printed circuit board 7.1 Transient thermal impedance - - 15 K/W - 35 - K/W 1 3 3aa69 Z th(j-sp) (K/W) 1 2 δ =.5.2 1.1.5.2 P t p δ = T single pulse t p T t 1 1-5 1-4 1-3 1-2 1-1 1 1 t p (s) Fig 4. Mounted on metal clad substrate. Transient thermal impedance from junction to solder point as a function of pulse duration. Product data Rev. 2 26 April 22 4 of 13

8. Characteristics Table 5: Characteristics T j =25 C unless otherwise specified Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown I D =1µA; V GS =V voltage T j =25 C 55 75 - V T j = 55 C 5 - - V V GS(th) gate-source threshold voltage I D = 1 ma; V DS =V GS ; Figure 9 T j =25 C.4 1. 1.3 V T j = 15 C.3 - - V T j = 55 C - - 2.5 V I DSS drain-source leakage current V DS = 44 V; V GS =V T j =25 C -.1 1. µa T j = 15 C - - 1 µa I GSS gate-source leakage current V GS = ±8 V; V DS = V - 1 1 na R DSon drain-source on-state resistance V GS = 2.5 V; I D =75mA; Figure 7 and 8 T j =25 C - 2.4 5 Ω T j = 15 C - - 7.4 Ω V GS = 4.5 V; I D = 5 ma; Figure 7 and 8 T j =25 C - 2.3 4 Ω V GS = 1.8 V; I D =75mA; Figure 7 and 8 T j =25 C - 3.1 8 Ω Dynamic characteristics g fs forward transconductance V DS = 1 V; I D = 2 ma; 1 38 - ms Figure 11 Q g(tot) total gate charge I D =.5 A; V DS =44V; - 1. - nc Q gs gate-source charge V GS =8V;Figure 14 -.5 - nc Q gd gate-drain (Miller) charge -.5 - nc C iss input capacitance V GS =V; V DS =1V; - 17 4 pf C oss output capacitance f = 1 MHz; Figure 12-7 3 pf C rss reverse transfer capacitance - 4 1 pf t on turn-on time V DD = 5 V; R D = 25 Ω; - 4 1 ns t off turn-off time V GS =1V; R G =5Ω; R GS =5Ω - 11 15 ns Product data Rev. 2 26 April 22 5 of 13

Table 5: Characteristics continued T j =25 C unless otherwise specified Symbol Parameter Conditions Min Typ Max Unit Source-drain diode V SD source-drain (diode forward) I S = 3 ma; V GS =V; -.95 1.5 V voltage Figure 13 t rr reverse recovery time I S = 3 ma; - 3 - ns Q r recovered charge di S /dt = 1 A/µs; V GS =V; V DS =25V - 3 - nc Product data Rev. 2 26 April 22 6 of 13

.8 3aa73.8 3aa75 I D (A).6 V GS = 4.5 V I D (A).6 T j = 25 C.4 3 V.4 15 C.2 2 V 1.8 V 1.6 V 1.4 V.4.8 1.2 1.6 2 V DS (V).2 1 2 3 4 5 V GS (V) Fig 5. T j =25 C Output characteristics: drain current as a function of drain-source voltage; typical values. Fig 6. T j =25 C and 15 C; V DS > I D R DSon Transfer characteristics: drain current as a function of gate-source voltage; typical values. 2 R DSon (Ω) 16 1.4 V 1.6 V 3aa74 a 2.4 1.8 3aa28 12 1.8 V 2 V 1.2 8 3 V 4 V GS = 4.5 V.6.2.4.6.8 I D (A) -6 6 12 18 T j ( C) T j =25 C R a = DSon --------------------------- R DSon ( 25 C ) Fig 7. Drain-source on-state resistance as a function of drain current; typical values. Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature. Product data Rev. 2 26 April 22 7 of 13

2 V GS(th) (V) 1.6 3aa38 1-1 I D (A) 1-2 3aa89 1.2.8 typ 1-3 1-4 min typ.4 min 1-5 -6 6 12 18 T j ( C) 1-6.4.8 1.2 1.6 2 V GS (V) Fig 9. I D = 1 ma; V DS =V GS T j =25 C; V DS =5V Gate-source threshold voltage as a function of junction temperature. Fig 1. Sub-threshold drain current as a function of gate-source voltage. g fs (S).5.4 T j = 25 C 3aa76 C (pf) 1 2 3aa78.3 C iss 15 C 1.2 C oss.1 C rss.2.4.6 I D (A) 1 1-1 1 1 1 2 V DS (V) T j =25 C and 15 C; V DS > I D R DSon Fig 11. Forward transconductance as a function of drain current; typical values. V GS = V; f = 1 MHz Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values. Product data Rev. 2 26 April 22 8 of 13

1 3aa77 8 3ab8 I S (A).8 V GS (V) 6.6 15 C 4.4 T j = 25 C.2 2.4.8 1.2 1.6 V SD (V).2.4.6.8 1 Q G (nc) T j =25 C and 15 C; V GS =V I D =.5 A; V DS =44V Fig 13. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values. Fig 14. Gate-source voltage as a function of gate charge; typical values. Product data Rev. 2 26 April 22 9 of 13

9. Package outline Plastic surface mounted package; 3 leads SOT23 D B E A X H E v M A 3 Q A A 1 1 2 c e 1 b p w M B L p e detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A 1 max. 1.1 mm.1.9 b p c D E e e 1 H E L p Q v w.48.38.15.9 3. 2.8 1.4 1.2 1.9.95 2.5 2.1.45.15.55.45.2.1 OUTLINE VERSION SOT23 REFERENCES IEC JEDEC EIAJ TO-236AB EUROPEAN PROJECTION ISSUE DATE 97-2-28 99-9-13 Fig 15. SOT23. Product data Rev. 2 26 April 22 1 of 13

1. Revision history Table 6: Revision history Rev Date CPCN Description 2 22426 - Product data (9397 75 9629) Modifications V GS data updated. 1 287 - Product specification; initial version. Product data Rev. 2 26 April 22 11 of 13

11. Data sheet status Data sheet status [1] Product status [2] Definition Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-65A. [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. 12. Definitions 13. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 6134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 14. Trademarks TrenchMOS is a trademark of Koninklijke Philips Electronics N.V. Contact information For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com. Fax: +31 4 27 24825 9397 75 9629 Koninklijke Philips Electronics N.V. 22. All rights reserved. Product data Rev. 2 26 April 22 12 of 13

Contents 1 Description............................. 1 2 Features............................... 1 3 Applications............................ 1 4 Pinning information...................... 1 5 Quick reference data..................... 2 6 Limiting values.......................... 2 7 Thermal characteristics................... 4 7.1 Transient thermal impedance.............. 4 8 Characteristics.......................... 5 9 Package outline........................ 1 1 Revision history........................ 11 11 Data sheet status....................... 12 12 Definitions............................ 12 13 Disclaimers............................ 12 14 Trademarks............................ 12 Koninklijke Philips Electronics N.V. 22. Printed in The Netherlands All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 26 April 22 Document order number: 9397 75 9629