74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger

Similar documents
The 74LVC1G02 provides the single 2-input NOR function.

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

Octal D-type transparent latch; 3-state

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

The 74LVC1G11 provides a single 3-input AND gate.

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74AHC2G126; 74AHCT2G126

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

Dual JK flip-flop with reset; negative-edge trigger

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC1G00; 74AHCT1G00

The 74LV08 provides a quad 2-input AND function.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

The 74LV32 provides a quad 2-input OR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

Octal bus transceiver; 3-state

74AHC1G14; 74AHCT1G14

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74LV General description. 2. Features. 8-bit addressable latch

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

5-stage Johnson decade counter

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

Dual 2-to-4 line decoder/demultiplexer

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

The 74LVC2G32 provides a 2-input OR gate function.

Dual bus buffer/line driver; 3-state

74HC1G125; 74HCT1G125

Dual buffer/line driver; 3-state

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC573; 74AHCT573. Octal D-type transparant latch; 3-state

74LV General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive-edge trigger

74AHC273-Q100; 74AHCT273-Q100

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

Single Schmitt trigger buffer

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Dual buffer/line driver; 3-state

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC594; 74HCT bit shift register with output register

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

The 74LVC1G11 provides a single 3-input AND gate.

Low-power buffer/line driver; 3-state

Low-power configurable gate with voltage-level translator

74LVU General description. 2. Features. 3. Applications. Hex inverter

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

Dual JK flip-flop with set and reset; positive-edge trigger. The 74LVC109A is a dual positive edge triggered JK flip-flop featuring:

Low-power inverter with open-drain output

Low-power buffer with voltage-level translator

74LVC74A. 1. General description. 2. Features and benefits. Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

Low-power triple buffer with open-drain output

Low-power 2-input NAND Schmitt trigger

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

Low-power dual Schmitt trigger inverter

74HC2G08-Q100; 74HCT2G08-Q100

74HC154; 74HCT to-16 line decoder/demultiplexer

Bus buffer/line driver; 3-state

Low-power inverter with open-drain output

The 74AXP1G04 is a single inverting buffer.

The 74HC21 provide the 4-input AND function.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74LVC1G04. 1 General description. 2 Features and benefits. Single inverter

Low-power dual supply translating buffer

Hex inverter with open-drain outputs

8-bit binary counter with output register; 3-state

Dual buffer/line driver; 3-state

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

Low-power 3-input AND gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate.

Ultra-configurable multiple function gate; 3-state

2-input single supply translating NAND gate

NXP 74AUP1G74 flip-flop datasheet

74HC573-Q100; 74HCT573-Q100

74HC107-Q100; 74HCT107-Q100

74AUP1G04. 1 General description. 2 Features and benefits. Low-power inverter

Low-power 2-input AND gate with open-drain

74LVC2G02. 1 General description. 2 Features and benefits. Dual 2-input NOR gate

BCD to 7-segment latch/decoder/driver

Low-power dual 2-input NAND gate; open drain

8-channel analog multiplexer/demultiplexer with injection-current effect control

Transcription:

Rev. 06 19 February 2008 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs, and complementary and outputs. 2. Features This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing damaging backflow current through the device when it is powered down. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the output on the LOW-to-HIGH transition of the clock pulse. The inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for interfacing with 5 V logic High noise immunity omplies with JEE standard: JES8-7 (1.65 V to 1.95 V) JES8-5 (2.3 V to 2.7 V) JES8-B/JES36 (2.7 V to 3.6 V) ±24 m output drive (V = 3.0 V) ES protection: HBM EI/JES22-114E exceeds 2000 V MM EI/JES22-115- exceeds 200 V MOS low power consumption Latch-up performance exceeds 250 m irect interface with TTL levels Inputs accept voltages up to 5 V Multiple package options Specified from 40 to+85 and 40 to +125

3. Ordering information Table 1. Type number 4. Marking Ordering information Package Temperature range Name escription Version P 40 to +125 TSSOP8 plastic thin shrink small outline package; 8 leads; SOT505-2 body width 3 mm; lead length 0.5 mm 40 to +125 VSSOP8 plastic very thin shrink small outline package; SOT765-1 8 leads; body width 2.3 mm GT 40 to +125 XSON8 plastic extremely thin small outline package; SOT833-1 no leads; 8 terminals; body 1 1.95 0.5 mm GM 40 to +125 XFN8U plastic extremely thin quad flat package; no leads; 8 terminals; UTLP based; body 1.6 1.6 0.5 mm SOT902-1 Table 2. Marking codes Type number P GT GM Marking code V74 V74 V74 V74 5. Functional diagram S S P P FF R R 001aah757 S 1 1 R 001aah758 Fig 1. Logic symbol Fig 2. IE logic symbol _6 Product data sheet Rev. 06 19 February 2008 2 of 19

R S mna421 P Fig 3. Logic diagram 6. Pinning information 6.1 Pinning P 1 8 V 2 7 S 3 6 R GN 4 5 001aab659 Fig 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8) terminal 1 index area V P 1 8 V S 1 8 7 P 2 7 S R 2 6 3 6 R 3 4 5 GN 4 5 001aab658 Transparent top view GN Transparent top view 001aaf641 Fig 5. Pin configuration SOT833-1 (XSON8) Fig 6. Pin configuration SOT902-1 (XFN8U) _6 Product data sheet Rev. 06 19 February 2008 3 of 19

6.2 Pin description Table 3. Pin description Symbol Pin escription SOT505-2, SOT765-1, SOT902-1 SOT833-1 P 1 7 clock input (LOW-to-HIGH, edge-triggered) 2 6 data input 3 5 complement output GN 4 4 ground (0 V) 5 3 true output R 6 2 asynchronous reset-direct input (active LOW) S 7 1 asynchronous set-direct input (active LOW) V 8 8 supply voltage 7. Functional description Table 4. Function table for asynchronous operation [1] Input Output S R P L H X X H L H L X X L H L L X X H H [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. Table 5. Function table for synchronous operation [1] Input Output S R P n+1 n+1 H H L L H H H H H L [1] H = HIGH voltage level; L = LOW voltage level; = LOW-to-HIGH P transition; n+1 = state after the next LOW-to-HIGH P transition. _6 Product data sheet Rev. 06 19 February 2008 4 of 19

8. Limiting values Table 6. Limiting values In accordance with the bsolute Maximum Rating System (IE 60134). Voltages are referenced to GN (ground = 0 V). Symbol Parameter onditions Min Max Unit V supply voltage 0.5 +6.5 V I IK input clamping current V I <0V 50 - m V I input voltage [1] 0.5 +6.5 V I OK output clamping current V O >V or V O <0V - ±50 m V O output voltage ctive mode [1] 0.5 V + 0.5 V Power-down mode [1][2] 0.5 +6.5 V I O output current V O =0 VtoV - ±50 m I supply current - 100 m I GN ground current 100 - m P tot total power dissipation T amb = 40 to +125 [3] - 300 mw T stg storage temperature 65 +150 [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] When V = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation. [3] For TSSOP8 packages: above 55 the value of P tot derates linearly with 2.5 mw/k. For VSSOP8 packages: above 110 the value of P tot derates linearly with 8.0 mw/k. For XSON8 and XFN8U packages: above 45 the value of P tot derates linearly with 2.4 mw/k. 9. Recommended operating conditions Table 7. Operating conditions Symbol Parameter onditions Min Max Unit V supply voltage 1.65 5.5 V V I input voltage 0 5.5 V V O output voltage ctive mode 0 V V Power-down mode; V = 0 V 0 5.5 V T amb ambient temperature 40 +125 t/ V input transition rise and fall rate V = 1.65 V to 2.7 V - 20 ns/v V = 2.7 V to 5.5 V - 10 ns/v _6 Product data sheet Rev. 06 19 February 2008 5 of 19

10. Static characteristics Table 8. Static characteristics t recommended operating conditions; voltages are referenced to GN (ground = 0 V). Symbol Parameter onditions Min Typ [1] Max Unit T amb = 40 to +85 V IH HIGH-level input voltage V = 1.65 V to 1.95 V 0.65 V - - V V = 2.3 V to 2.7 V 1.7 - - V V = 2.7 V to 3.6 V 2.0 - - V V = 4.5 V to 5.5 V 0.7 V - - V V IL LOW-level input voltage V = 1.65 V to 1.95 V - - 0.35 V V V = 2.3 V to 2.7 V - - 0.7 V V = 2.7 V to 3.6 V - - 0.8 V V = 4.5 V to 5.5 V - - 0.3 V V V OH HIGH-level output voltage V I = V IH or V IL I O = 100 µ; V = 1.65 V to 5.5 V V 0.1 - - V I O = 4 m; V = 1.65 V 1.2 1.54 - V I O = 8 m; V = 2.3 V 1.9 2.15 - V I O = 12 m; V = 2.7 V 2.2 2.50 - V I O = 24 m; V = 3.0 V 2.3 2.62 - V I O = 32 m; V = 4.5 V 3.8 4.11 - V V OL LOW-level output voltage V I = V IH or V IL I O = 100 µ; V = 1.65 V to 5.5 V - - 0.10 V I O = 4 m; V = 1.65 V - 0.07 0.45 V I O = 8 m; V = 2.3 V - 0.12 0.30 V I O = 12 m; V = 2.7 V - 0.17 0.40 V I O = 24 m; V = 3.0 V - 0.33 0.55 V I O = 32 m; V = 4.5 V - 0.39 0.55 V I I input leakage current V I = 5.5 V or GN; - ±0.1 ±5 µ V = 0 V to 5.5 V I OFF power-off leakage current V I or V O = 5.5 V; V = 0 V - ±0.1 ±10 µ I supply current V I = 5.5 V or GN; - 0.1 10 µ V = 1.65 V to 5.5 V; I O =0 I additional supply current per pin; V I = V 0.6 V; I O = 0 ; - 5 500 µ V = 2.3 V to 5.5 V I input capacitance - 4.0 - pf _6 Product data sheet Rev. 06 19 February 2008 6 of 19

Table 8. Static characteristics continued t recommended operating conditions; voltages are referenced to GN (ground = 0 V). Symbol Parameter onditions Min Typ [1] Max Unit T amb = 40 to +125 V IH HIGH-level input voltage V = 1.65 V to 1.95 V 0.65 V - - V V = 2.3 V to 2.7 V 1.7 - - V V = 2.7 V to 3.6 V 2.0 - - V V = 4.5 V to 5.5 V 0.7 V - - V V IL LOW-level input voltage V = 1.65 V to 1.95 V - - 0.35 V V V = 2.3 V to 2.7 V - - 0.7 V V = 2.7 V to 3.6 V - - 0.8 V V = 4.5 V to 5.5 V - - 0.3 V V V OH HIGH-level output voltage V I = V IH or V IL I O = 100 µ; V = 1.65 V to 5.5 V V 0.1 - - V I O = 4 m; V = 1.65 V 0.95 - - V I O = 8 m; V = 2.3 V 1.7 - - V I O = 12 m; V = 2.7 V 1.9 - - V I O = 24 m; V = 3.0 V 2.0 - - V I O = 32 m; V = 4.5 V 3.4 - - V V OL LOW-level output voltage V I = V IH or V IL I O = 100 µ; V = 1.65 V to 5.5 V - - 0.10 V I O = 4 m; V = 1.65 V - - 0.70 V I O = 8 m; V = 2.3 V - - 0.45 V I O = 12 m; V = 2.7 V - - 0.60 V I O = 24 m; V = 3.0 V - - 0.80 V I O = 32 m; V = 4.5 V - - 0.80 V I I input leakage current V I = 5.5 V or GN; - - ±20 µ V = 0 V to 5.5 V I OFF power-off leakage current V I or V O = 5.5 V; V = 0 V - - ±20 µ I supply current V I = 5.5 V or GN; - - 40 µ V = 1.65 V to 5.5 V; I O =0 I additional supply current per pin; V I = V 0.6 V; I O = 0 ; V = 2.3 V to 5.5 V - - 5000 µ [1] ll typical values are measured at T amb = 25. _6 Product data sheet Rev. 06 19 February 2008 7 of 19

11. ynamic characteristics Table 9. ynamic characteristics Voltages are referenced to GN (ground = 0 V); for test circuit see Figure 9. Symbol Parameter onditions 40 to +85 40 to +125 Unit Min Typ [1] Max Min Max t pd propagation delay P to, ; see Figure 7 [2] V = 1.65 V to 1.95 V 1.5 6.0 13.4 1.5 13.4 ns V = 2.3 V to 2.7 V 1.0 3.5 7.1 1.0 7.1 ns V = 2.7 V 1.0 3.5 7.1 1.0 7.1 ns V = 3.0 V to 3.6 V 1.0 3.5 5.9 1.0 5.9 ns V = 4.5 V to 5.5 V 1.0 2.5 4.1 1.0 4.1 ns S to, ; see Figure 8 [2] V = 1.65 V to 1.95 V 1.5 6.0 12.9 1.5 12.9 ns V = 2.3 V to 2.7 V 1.0 3.5 7.0 1.0 7.0 ns V = 2.7 V 1.0 3.5 7.0 1.0 7.0 ns V = 3.0 V to 3.6 V 1.0 3.0 5.9 1.0 5.9 ns V = 4.5 V to 5.5 V 1.0 2.5 4.1 1.0 4.1 ns R to, ; see Figure 8 [2] V = 1.65 V to 1.95 V 1.5 5.0 12.9 1.5 12.9 ns V = 2.3 V to 2.7 V 1.0 3.5 7.0 1.0 7.0 ns V = 2.7 V 1.0 3.5 7.0 1.0 7.0 ns V = 3.0 V to 3.6 V 1.0 3.0 5.9 1.0 5.9 ns V = 4.5 V to 5.5 V 1.0 2.5 4.1 1.0 4.1 ns t W pulse width P HIGH or LOW; see Figure 7 V = 1.65 V to 1.95 V 6.2 - - 6.2 - ns V = 2.3 V to 2.7 V 2.7 - - 2.7 - ns V = 2.7 V 2.7 - - 2.7 - ns V = 3.0 V to 3.6 V 2.7 1.3-2.7 - ns V = 4.5 V to 5.5 V 2.0 - - 2.0 - ns S and R LOW; see Figure 8 V = 1.65 V to 1.95 V 6.2 - - 6.2 - ns V = 2.3 V to 2.7 V 2.7 - - 2.7 - ns V = 2.7 V 2.7 - - 2.7 - ns V = 3.0 V to 3.6 V 2.7 1.6-2.7 - ns V = 4.5 V to 5.5 V 2.0 - - 2.0 - ns _6 Product data sheet Rev. 06 19 February 2008 8 of 19

Table 9. ynamic characteristics continued Voltages are referenced to GN (ground = 0 V); for test circuit see Figure 9. Symbol Parameter onditions 40 to +85 40 to +125 Unit Min Typ [1] Max Min Max t rec recovery time S or R; see Figure 8 V = 1.65 V to 1.95 V 1.9 - - 1.9 - ns V = 2.3 V to 2.7 V 1.4 - - 1.4 - ns V = 2.7 V 1.3 - - 1.3 - ns V = 3.0 V to 3.6 V +1.2 3.0 - +1.2 - ns V = 4.5 V to 5.5 V 1.0 - - 1.0 - ns t su set-up time to P; see Figure 7 V = 1.65 V to 1.95 V 2.9 - - 2.9 - ns V = 2.3 V to 2.7 V 1.7 - - 1.7 - ns V = 2.7 V 1.7 - - 1.7 - ns V = 3.0 V to 3.6 V 1.3 0.5-1.3 - ns V = 4.5 V to 5.5 V 1.1 - - 1.1 - ns t h hold time to P; see Figure 7 V = 1.65 V to 1.95 V 1.5 - - 1.5 - ns V = 2.3 V to 2.7 V 1.0 - - 1.0 - ns V = 2.7 V 1.0 - - 1.0 - ns V = 3.0 V to 3.6 V 1.0 0.6-1.0 - ns V = 4.5 V to 5.5 V 1.0 - - 1.0 - ns f max maximum P; see Figure 7 frequency V = 1.65 V to 1.95 V 80 - - 80 - MHz V = 2.3 V to 2.7 V 175 - - 175 - MHz V = 2.7 V 175 - - 175 - MHz V = 3.0 V to 3.6 V 175 280-175 - MHz V = 4.5 V to 5.5 V 200 - - 200 - MHz P power dissipation capacitance V I = GN to V ; V = 3.3 V [3] - 15 - - - pf [1] Typical values are measured at T amb =25 and V = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively. [2] t pd is the same as t PLH and t PHL. [3] P is used to determine the dynamic power dissipation (P in µw). P = P V 2 f i N+Σ( L V 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; L = output load capacitance in pf; V = supply voltage in V; N = number of inputs switching; Σ( L V 2 f o ) = sum of outputs. _6 Product data sheet Rev. 06 19 February 2008 9 of 19

12. Waveforms V I t W P input V M GN 1/f max V I input V M GN V OH t su t h t PHL t su t h t PLH output V M V OL V OH output V M V OL t PLH t PHL mnb141 Fig 7. Measurement points are given in Table 10. The shaded areas indicate when the input is permitted to change for predictable output performance. V OL and V OH are typical output voltage levels that occur with the output load. The clock input (P) to output (, ) propagation delays, the clock pulse width, the to P set-up, the P to hold times and the maximum frequency Table 10. Measurement points Supply voltage Input Output V V M V M 1.65 V to 1.95 V 0.5 V 0.5 V 2.3 V to 2.7 V 0.5 V 0.5 V 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5 V 0.5 V _6 Product data sheet Rev. 06 19 February 2008 10 of 19

V I P input V M GN t rec V I S input V M GN V I t W t W t rec R input V M GN t PLH t PHL V OH output V M V OL V OH output V M V OL t PHL t PLH mnb142 Fig 8. Measurement points are given in Table 10. V OL and V OH are typical output voltage levels that occur with the output load. The set (S) and reset (R) input to output (, ) propagation delays, the set and reset pulse widths and the R to P recovery time _6 Product data sheet Rev. 06 19 February 2008 11 of 19

V EXT V G V I UT V O RL RT L RL mna616 Fig 9. Test data is given in Table 11. efinitions for test circuit: R L = Load resistance. L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Load circuitry for switching times Table 11. Test data Supply voltage Input Load V EXT V V I t r, t f L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ 1.65 V to 1.95 V V 2.0 ns 30 pf 1 kω open GN 2V 2.3 V to 2.7 V V 2.0 ns 30 pf 500 Ω open GN 2V 2.7 V 2.7 V 2.5 ns 50 pf 500 Ω open GN 6 V 3.0 V to 3.6 V 2.7 V 2.5 ns 50 pf 500 Ω open GN 6 V 4.5 V to 5.5 V V 2.5 ns 50 pf 500 Ω open GN 2V _6 Product data sheet Rev. 06 19 February 2008 12 of 19

13. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 E X c y H E v M Z 8 5 2 1 ( 3 ) pin 1 index L p θ L 1 4 detail X e b p w M 0 2.5 5 mm scale IMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.15 0.00 2 3 b p c (1) E (1) e H E L L p v w y Z (1) θ 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.5 0.47 0.33 0.2 0.13 0.1 0.70 0.35 8 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENES IE JEE JEIT EUROPEN PROJETION ISSUE TE SOT505-2 - - - 02-01-16 Fig 10. Package outline SOT505-2 (TSSOP8) _6 Product data sheet Rev. 06 19 February 2008 13 of 19

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 E X c y H E v M Z 8 5 2 1 pin 1 index ( 3 ) L p θ 1 4 detail X L e b p w M 0 2.5 5 mm scale IMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1 0.15 0.00 2 3 b p c (1) E (2) e H E L L p v w y Z (1) θ 0.85 0.60 0.12 0.27 0.17 0.23 0.08 2.1 1.9 2.4 2.2 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.5 3.2 3.0 0.4 0.40 0.15 0.21 0.19 0.2 0.13 0.1 0.4 0.1 8 0 OUTLINE VERSION REFERENES IE JEE JEIT EUROPEN PROJETION ISSUE TE SOT765-1 MO-187 02-06-07 Fig 11. Package outline SOT765-1 (VSSOP8) _6 Product data sheet Rev. 06 19 February 2008 14 of 19

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm SOT833-1 b 1 2 3 4 L 1 L 4 (2) e 8 7 6 5 e 1 e 1 e 1 8 (2) 1 E terminal 1 index area 0 1 2 mm IMENSIONS (mm are the original dimensions) scale UNIT (1) max 1 max b E e e 1 L L 1 mm 0.5 0.04 0.25 0.17 2.0 1.9 1.05 0.95 0.6 0.5 0.35 0.27 0.40 0.32 Notes 1. Including plating thickness. 2. an be visible in some manufacturing processes. OUTLINE VERSION REFERENES IE JEE JEIT EUROPEN PROJETION ISSUE TE SOT833-1 - - - MO-252 - - - 07-11-14 07-12-07 Fig 12. Package outline SOT833-1 (XSON8) _6 Product data sheet Rev. 06 19 February 2008 15 of 19

XFN8U: plastic extremely thin quad flat package; no leads; 8 terminals; UTLP based; body 1.6 x 1.6 x 0.5 mm SOT902-1 terminal 1 index area B E 1 detail X L 1 e e L 4 v M w M B y 1 y 3 5 metal area not for soldering b e 1 2 6 e 1 1 7 terminal 1 index area 8 X 0 1 2 mm IMENSIONS (mm are the original dimensions) UNIT max mm 0.5 1 0.05 0.00 b E e e 1 L L 1 v 0.25 0.15 1.65 1.55 1.65 1.55 0.55 0.5 0.35 0.25 0.15 0.05 scale 0.1 w 0.05 y y 1 0.05 0.05 OUTLINE VERSION SOT902-1 REFERENES IE JEE JEIT - - - MO-255 - - - EUROPEN PROJETION ISSUE TE 05-11-25 07-11-14 Fig 13. Package outline SOT902-1 (XFN8U) _6 Product data sheet Rev. 06 19 February 2008 16 of 19

14. bbreviations Table 12. cronym MOS TTL HBM ES MM UT bbreviations escription omplementary Metal-Oxide Semiconductor Transistor-Transistor Logic Human Body Model ElectroStatic ischarge Machine Model evice Under Test 15. Revision history Table 13. Revision history ocument I Release date ata sheet status hange notice Supersedes _6 20080219 Product data sheet - _5 Modifications: Figure 13: package outline drawing updated to latest version Figure 1 and Figure 2: pin numbers removed from logic symbols _5 20070809 Product data sheet - _4 _4 20061207 Product data sheet - _3 _3 20050201 Product specification - _2 _2 20040909 Product specification - _1 _1 20040202 Product specification - - _6 Product data sheet Rev. 06 19 February 2008 17 of 19

16. Legal information 16.1 ata sheet status ocument status [1][2] Product status [3] efinition Objective [short] data sheet evelopment This document contains data from the objective specification for product development. Preliminary [short] data sheet ualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section efinitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 efinitions raft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 16.3 isclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IE 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the haracteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. ontact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com _6 Product data sheet Rev. 06 19 February 2008 18 of 19

18. ontents 1 General description...................... 1 2 Features............................... 1 3 Ordering information..................... 2 4 Marking................................ 2 5 Functional diagram...................... 2 6 Pinning information...................... 3 6.1 Pinning............................... 3 6.2 Pin description......................... 4 7 Functional description................... 4 8 Limiting values.......................... 5 9 Recommended operating conditions........ 5 10 Static characteristics..................... 6 11 ynamic characteristics.................. 8 12 Waveforms............................ 10 13 Package outline........................ 13 14 bbreviations.......................... 17 15 Revision history........................ 17 16 Legal information....................... 18 16.1 ata sheet status...................... 18 16.2 efinitions............................ 18 16.3 isclaimers........................... 18 16.4 Trademarks........................... 18 17 ontact information..................... 18 18 ontents.............................. 19 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com ate of release: 19 February 2008 ocument identifier: _6