74HC4514; 74HCT to-16 line decoder/demultiplexer with input latches

Similar documents
74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30-Q100; 74HCT30-Q100

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

2-input EXCLUSIVE-OR gate

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

The 74LV08 provides a quad 2-input AND function.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC151-Q100; 74HCT151-Q100

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

The 74LV08 provides a quad 2-input AND function.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC153-Q100; 74HCT153-Q100

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC2G08-Q100; 74HCT2G08-Q100

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC03-Q100; 74HCT03-Q100

74HC280; 74HCT bit odd/even parity generator/checker

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

7-stage binary ripple counter

74HC General description. 2 Features and benefits. 3 Ordering information. 8-bit magnitude comparator

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC32-Q100; 74HCT32-Q100

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

3-to-8 line decoder, demultiplexer with address latches

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

The 74LV32 provides a quad 2-input OR function.

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC132-Q100; 74HCT132-Q100

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC08; 74HCT08. Temperature range Name Description Version. -40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

2-input single supply translating NAND gate

74HC08-Q100; 74HCT08-Q100

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC107-Q100; 74HCT107-Q100

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74AHC1G00; 74AHCT1G00

Dual buffer/line driver; 3-state

The 74LVC1G02 provides the single 2-input NOR function.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74AHC30-Q100; 74AHCT30-Q100

74HC1G125; 74HCT1G125

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Octal buffer/line driver; 3-state

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Single supply translating buffer/line driver; 3-state

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC109-Q100; 74HCT109-Q100

Low-power buffer with voltage-level translator

Dual buffer/line driver; 3-state

The 74LVC10A provides three 3-input NAND functions.

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

The 74AXP1G04 is a single inverting buffer.

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74LV General description. 2. Features. 8-bit addressable latch

74AHC14-Q100; 74AHCT14-Q100

74HC259-Q100; 74HCT259-Q100

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

4-bit magnitude comparator

Triple inverting Schmitt trigger

Single dual-supply translating 2-input OR with strobe

8-bit parallel-in/serial-out shift register

74HC164; 74HCT bit serial-in, parallel-out shift register

74LVC1G125-Q100. Bus buffer/line driver; 3-state

NXP 74HC_HCT1G00 2-input NAND gate datasheet

Bus buffer/line driver; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

Dual 2-to-4 line decoder/demultiplexer

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

Transcription:

Rev. 3 0 February 0 Product data sheet General description Features and benefits 3 pplications The is a 4-to-6 line decoder/demultiplexer having four binary weighted address inputs (0 to 3), with latches, a latch enable input (LE), an enable input (E) and 6 outputs (0 to 5). When LE is HIGH, the selected output is determined by the data on n. When LE goes LOW, the last data present at n are stored in the latches and the outputs remain stable. When E is LOW, the selected output, determined by the contents of the latch, is HIGH. t E HIGH, all outputs are LOW. The enable input E does not affect the state of the latch. When the device is used as a demultiplexer, E is the data input and 0 to 3 are the address inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V CC. The 74HCT454 features reduced input threshold levels to allow interfacing to TTL logic levels. Input levels: For 74HC454: CMOS level For 74HCT454: TTL level 6-line demultiplexing capability Decodes 4 binary-coded inputs into 6 mutually-exclusive outputs Complies with JEDEC standard no. 7 ESD protection: HBM JESD-4F exceeds 000 V MM JESD-5- exceeds 00 V Multiple package options Specified from -40 C to +5 C and -40 C to +5 C Digital multiplexing ddress decoding Hexadecimal/BCD decoding

4 Ordering information Table. Ordering information Type number 74HC454D 74HCT454D Package Temperature range Name Description Version 40 C to +5 C SO4 plastic small outline package; 4 leads; body width 7.5 mm 74HC454DB 40 C to +5 C SSOP4 plastic shrink small outline package; 4 leads; body width 5.3 mm 74HC454PW 74HCT454PW 5 Functional diagram 40 C to +5 C TSSOP4 plastic thin shrink small outline package; 4 leads; body width 4.4 mm SOT37- SOT340- SOT355-0 DX 0 X/Y 0 9 9 9 LE 3 0 3 0 3 0 0 4 5 7 6 C4 4 5 7 6 C9 4 5 7 6 3 6 7 9 5 4 7 3 0 4D, G 0 5 6 7 5 4 3 9 7 3 9D, 9D, 9D, 4 6 7 5 4 9D, 9 7 3 0 0 9 0 0 3 9 0 0 3 EN 9 3 E 3 4 3 3 4 3 3 4 3 4 6 4 6 4 6 5 5 5 5 5 5 aaa-06 aaa-06 Figure. Logic symbol Figure. IEC logic symbol 3 0 3 LE LTCHES 3 E DECODER 0 3 4 5 6 7 9 0 3 4 5 9 0 7 6 5 4 7 0 9 4 3 6 5 aaa-063 Figure 3. Functional diagram / 9

0 0 SD latch RD 3 4 SD latch RD 5 6 7 SD latch 3 RD 9 0 3 LE SD latch 4 RD 3 4 Figure 4. Logic diagram E 5 aaa-064 3 / 9

6 Pinning information 6. Pinning LE 0 7 6 5 4 3 0 GND 3 4 5 6 7 9 0 74HC454 74HCT454 aaa-065 V CC E 3 0 9 4 5 3 Figure 5. Pin configuration for SO4 (SOT37-) 4 3 0 9 7 6 5 4 3 LE 0 7 6 5 4 3 0 GND 3 4 5 6 7 9 0 74HC454 74HCT454 aaa-066 4 3 0 9 7 6 5 4 3 V CC E 3 0 9 4 5 3 Figure 6. Pin configuration for SSOP4 (SOT340-) and TSSOP4 (SOT355-) Table. Pin description 6. Pin description Symbol Pin Description LE latch enable input (active HIGH) E 3 enable input (active LOW) 0,,, 3, 4, 5, 6, 7,, 9, 0,,, 3, 4, 5, 9, 0,, 7, 6, 5, 4,, 7, 0, 9, 4, 3, 6, 5 0,,, 3, 3,, address inputs GND ground (0 V) V CC 4 supply voltage multiplexer outputs (active HIGH) 4 / 9

7 Functional description Table 3. Function table [] Inputs [] Outputs E 0 3 0 3 4 5 6 7 9 0 3 4 5 H X X X X L L L L L L L L L L L L L L L L L L L L L H L L L L L L L L L L L L L L L L H L L L L H L L L L L L L L L L L L L L L L H L L L L H L L L L L L L L L L L L L L H H L L L L L H L L L L L L L L L L L L L L L H L L L L L H L L L L L L L L L L L L H L H L L L L L L H L L L L L L L L L L L L H H L L L L L L L H L L L L L L L L L L H H H L L L L L L L L H L L L L L L L L L L L L H L L L L L L L L H L L L L L L L L H L L H L L L L L L L L L H L L L L L L L L H L H L L L L L L L L L L H L L L L L L H H L H L L L L L L L L L L L H L L L L L L L H H L L L L L L L L L L L L H L L L L H L H H L L L L L L L L L L L L L H L L L L H H H L L L L L L L L L L L L L L H L L H H H H L L L L L L L L L L L L L L L H [] H = HIGH voltage level; L = LOW voltage level; X = don t care. [] LE = HIGH Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 6034). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage -0.5 +7 V I IK input clamping current V I < -0.5 V or V I > V CC + 0.5 V - ±0 m I OK output clamping current V O < -0.5 V or V O > V CC + 0.5 V - ±0 m I O output current -0.5 V < V O < V CC + 0.5 V - ±5 m I CC supply current - 50 m I GND ground current -50 - m T stg storage temperature -65 +50 C P tot total power dissipation SO4, SSOP4 and TSSOP4 [] - 500 mw [] For SO4 packages: P tot derates linearly with mw/k above 70 C. For SSOP4 and TSSOP4 packages: P tot derates linearly with 5.5 mw/k above 60 C. 5 / 9

9 Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions 74HC454 74HCT454 Unit Min Typ Max Min Typ Max V CC supply voltage.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V Δt/ΔV input transition rise and fall rate V CC =.0 V - - 65 - - - ns/v V CC = 4.5 V -.67 39 -.67 39 ns/v V CC = 6.0 V - - 3 - - - ns/v T amb ambient temperature -40 - +5-40 - +5 C 0 Static characteristics Table 6. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC454 V IH V IL V OH V OL HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage T amb ( C) +5 40 to +5 40 to +5 Min Typ Max Min Max Min Max V CC =.0 V.5. -.5 -.5 - V V CC = 4.5 V 3.5.4-3.5-3.5 - V V CC = 6.0 V 4. 3. - 4. - 4. - V V CC =.0 V - 0. 0.5-0.5-0.5 V V CC = 4.5 V -..35 -.35 -.35 V V CC = 6.0 V -.. -. -. V V I = V IH or V IL I O = -0 μ; V CC =.0 V.9.0 -.9 -.9 - V I O = -0 μ; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = -0 μ; V CC = 6.0 V 5.9 6.0-5.9-5.9 - V I O = -4.0 m; V CC = 4.5 V 3.9 4.3-3.4-3.7 - V I O = -5. m; V CC = 6.0 V 5.4 5. - 5.34-5. - V V I = V IH or V IL I O = 0 μ; V CC =.0 V - 0 0. - 0. - 0. V I O = 0 μ; V CC = 4.5 V - 0 0. - 0. - 0. V I O = 0 μ; V CC = 6.0 V - 0 0. - 0. - 0. V I O = 4.0 m; V CC = 4.5 V - 0.5 0.6-0.33-0.4 V I O = 5. m; V CC = 6.0 V - 0.6 0.6-0.33-0.4 V Unit 6 / 9

Symbol Parameter Conditions I I input leakage current I CC supply current V I = V CC or GND; I O = 0 ; V CC = 6.0 V T amb ( C) +5 40 to +5 40 to +5 Min Typ Max Min Max Min Max V I = V CC or GND; V CC = 6.0 V - - ±0. - ±.0 - ±.0 μ Unit - -.0-0 - 60 μ C I input capacitance - 3.5 - - - - - pf 74HCT454 V IH V IL V OH V OL I I HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage input leakage current V CC = 4.5 V to 5.5 V.0.6 -.0 -.0 - V V CC = 4.5 V to 5.5 V -. 0. - 0. - 0. V V I = V IH or V IL ; V CC = 4.5 V I O = -0 μ 4.4 4.5-4.4-4.4 - V I O = -4 m 3.9 4.3-3.4-3.7 - V V I = V IH or V IL ; V CC = 4.5 V I CC supply current V I = V CC or GND; V CC = 5.5 V; I O = 0 ΔI CC additional supply current I O = 0 μ - 0 0. - 0. - 0. V I O = 4.0 m - 0.5 0.6-0.33-0.4 V V I = V CC or GND; V CC = 5.5 V - - ±0. - ±.0 - ±.0 μ per input pin; V CC = 4.5 V to 5.5 V; V I = V CC -. V; other inputs at V CC or GND; I O = 0 - -.0-0 - 60 μ n - 65 34-9.5-3.5 μ LE - 40 504-630 - 66 μ E - 00 360-450 - 490 μ C I input capacitance - 3.5 - - - - - pf 7 / 9

Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit, see Figure 9. Symbol Parameter Conditions 74HC454 t pd t t t W t su t h C PD propagation delay transition time pulse witdh set-up time hold time power dissipation capacitance n to n; see Figure 7 [] T amb ( C) +5 40 to +5 40 to +5 Min Typ Max Min Max Min Max V CC =.0 V - 74 30-90 - 345 ns V CC = 4.5 V - 7 46-5 - 69 ns V CC = 5 V; C L = 5 pf - 3 - - - - - ns V CC = 6.0 V - 39-49 - 59 ns LE to n; see Figure 7 V CC =.0 V - 74 30-90 - 345 ns V CC = 4.5 V - 7 46-5 - 69 ns V CC = 6.0 V - 39-49 - 59 ns E to n; see Figure 7 V CC =.0 V - 4 75-0 - 65 ns V CC = 4.5 V - 5 35-44 - 53 ns V CC = 6.0 V - 30-37 - 45 ns n; see Figure 7 [] V CC =.0 V - 9 75-95 - 0 ns V CC = 4.5 V - 7 5-9 - ns V CC = 6.0 V - 6 3-6 - 9 ns LE HIGH; see Figure V CC =.0 V 0 4-00 - 0 - ns V CC = 4.5 V 6 5-0 - 4 - ns V CC = 6.0 V 4 4-7 - 0 - ns n to LE; see Figure V CC =.0 V 90 5-5 - 35 - ns V CC = 4.5 V 9-3 - 7 - ns V CC = 6.0 V 5 7-0 - 3 - ns n to LE; see Figure V CC =.0 V - - - ns V CC = 4.5 V 4 - - - ns V CC = 6.0 V 3 - - - ns per package; V I = GND to V CC [3] Unit - 44 - - - - - pf / 9

Symbol Parameter Conditions 74HCT454 t pd propagation delay n to n; see Figure 7 [] T amb ( C) +5 40 to +5 40 to +5 Min Typ Max Min Max Min Max V CC = 4.5 V - 30 55-69 - 3 ns V CC = 5 V; C L = 5 pf - 6 - - - - - ns LE to n; V CC = 4.5 V; see Figure 7 E to n; V CC = 4.5 V; see Figure 7 t t transition time n; V CC = 4.5 V; see Figure 7 t W pulse witdh LE HIGH; V CC = 4.5 V; see Figure t su set-up time n to LE; V CC = 4.5 V; see Figure t h hold time n to LE; V CC = 4.5 V; see Figure C PD power dissipation capacitance per package; V I = GND to V CC -.5 V [] [3] - 9 50-63 - 75 ns - 7 40-50 - 60 ns - 7 5-9 - ns 6 4-0 - 4 - ns 9-3 - 7 - ns 3 3-3 - 3 - ns Unit - 45 - - - - - pf [] t pd is the same as t PLH and t PHL [] t t is the same as t TLH and t THL [3] C PD is used to determine the dynamic power dissipation (P D in μw). P D = C PD x V CC x fi x N + Σ(C L x V CC x fo ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of load switching outputs; Σ(C L x V CC x fo ) = sum of the outputs. 9 / 9

. Waveforms and test circuit V I n, LE, E input GND t PHL t PLH V OH 90 % 90 % n output V OL 0 % 0 % t THL t TLH aaa-067 Measurement points are given in Table. V OL and V OH are typical output voltage levels that occur with the output load. Figure 7. The inputs (n, LE, E) to output (n) propagation delays and the output transition times V I n input GND t h t h t su t su LE input V I transparant latched transparant latched GND aaa-06 Measurement points are given in Table. The shaded areas indicate when the input is permitted to change for predictable output performance. Figure. Data set-up and hold times for n input to LE input and LE input pulse width t W Table. Measurement points Type Input Output V I 74HC454 GND to V CC 0.5V CC 0.5V CC 74HCT454 GND to 3 V.3 V.3 V 0 / 9

V I negative pulse GND 90 % 0 % t f t W t r t r t f V I positive pulse GND 0 % 90 % t W V CC G VI DUT VO RT CL 00aah76 Test data is given in Table 9. Definitions for test circuit: R T = Termination resistance; should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. Figure 9. Test circuit for measuring switching times Table 9. Test data Type Input Load V I t r, t f C L 74HC454 GND to V CC 6 ns 5 pf, 50 pf 74HCT454 GND to 3 V 6 ns 5 pf, 50 pf / 9

pplication information V CC 3 0 0 3 4 all diodes are general purpose Germanium 5 6 7 LE 9 0 E 3 4 R = kω 5 4050 3 R = kω 45 0 R = 0 kω aaa-0074 Figure 0. Code-to-code conversion; hexadecimal to BCD / 9

3 Package outline SO4: plastic small outline package; 4 leads; body width 7.5 mm SOT37- D E X c y H E v M Z 4 3 ( ) 3 pin index L L p θ e b p w M detail X 0 5 0 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches Note max..65 0. 3 b p c D () E () e H () E L L p v w y Z 0.3 0. 0.0 0.004.45.5 0.096 0.09 0.5 0.0 0.49 0.36 0.09 0.04 0.3 0.3 0.03 0.009 5.6 5. 0.6 0.60 7.6 7.4 0.30 0.9.7 0.65 0.00. Plastic or metal protrusions of 0.5 mm (0.006 inch) maximum per side are not included. 0.05 0.49 0.394.4 0.055. 0.4 0.043 0.06..0 0.043 0.039 0.5 0.5 0. 0.0 0.0 0.004 θ 0.9 0.4 o o 0.035 0 0.06 OUTLINE VERSION SOT37- REFERENCES IEC JEDEC JEIT 075E05 MS-03 EUROPEN PROJECTION ISSUE DTE 99--7 03-0-9 Figure. Package outline SOT37- (SO4) 3 / 9

SSOP4: plastic shrink small outline package; 4 leads; body width 5.3 mm SOT340- D E X c y H E v M Z 4 3 pin index ( ) 3 θ L L p detail X e b p w M 0.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 3 b p c D () E () e H () E L L p v w y Z max. mm 0. 0.05.0.65 0.5 0.3 0.5 0.0 0.09.4.0 5.4 5. 7.9 0.65.5 7.6.03 0.63 0.9 0.7 0. 0.3 0. 0. 0.4 θ o o 0 Note. Plastic or metal protrusions of 0. mm maximum per side are not included. OUTLINE VERSION SOT340- REFERENCES IEC JEDEC JEIT MO-50 EUROPEN PROJECTION ISSUE DTE 99--7 03-0-9 Figure. Package outline SOT340- (SSOP4) 4 / 9

TSSOP4: plastic thin shrink small outline package; 4 leads; body width 4.4 mm SOT355- D E X c y H E v M Z 4 3 pin index ( ) 3 θ w M e b p L detail X L p 0.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 3 b p c D () E () e H () E L L p v w y Z max. mm. 0.5 0.05 0.95 0.0 0.5 0.30 0.9 0. 0. 7.9 7.7 4.5 4.3 0.65 6.6 6. 0.75 0.50 0.4 0.3 0. 0.3 0. 0.5 0. θ o o 0 Notes. Plastic or metal protrusions of 0.5 mm maximum per side are not included.. Plastic interlead protrusions of 0.5 mm maximum per side are not included. OUTLINE VERSION SOT355- REFERENCES IEC JEDEC JEIT MO-53 EUROPEN PROJECTION ISSUE DTE 99--7 03-0-9 Figure 3. Package outline SOT355- (TSSOP4) 5 / 9

4 bbreviations Table 0. bbreviations cronym CMOS DUT ESD HBM MM TTL Description Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 5 Revision history Table. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC_HCT454 v.3 000 Product data sheet - 74HC_HCT454 v. Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 74HC_HCT454 v. 993090 Product specification - 74HC_HCT454 v. 6 / 9

6 Legal information 6. Data sheet status Document status [][] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet ualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 6. Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 6.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 6034) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. 7 / 9

Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 6.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. / 9

Contents General description... Features and benefits... 3 pplications... 4 Ordering information... 5 Functional diagram... 6 Pinning information... 4 6. Pinning...4 6. Pin description... 4 7 Functional description...5 Limiting values...5 9 Recommended operating conditions... 6 0 Static characteristics...6 Dynamic characteristics.... Waveforms and test circuit... 0 pplication information... 3 Package outline...3 4 bbreviations... 6 5 Revision history... 6 6 Legal information...7 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. Nexperia B.V. 0. ll rights reserved. For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 0 February 0 Document identifier: 74HC_HCT454