RISK-INFORMED OPERATIONAL DECISION MANAGEMENT (RIODM): RISK, EVENT TREES AND FAULT TREES

Similar documents
Engineering Risk Benefit Analysis

Risk Analysis of Highly-integrated Systems

BOOLEAN ALGEBRA INTRODUCTION SUBSETS

Lecture 5 Probability

12 - The Tie Set Method

2. Associative Law: A binary operator * on a set S is said to be associated whenever (A*B)*C = A*(B*C) for all A,B,C S.

Causal & Frequency Analysis

ELEC Digital Logic Circuits Fall 2014 Boolean Algebra (Chapter 2)

3.4 Set Operations Given a set A, the complement (in the Universal set U) A c is the set of all elements of U that are not in A. So A c = {x x / A}.

Quantitative Reliability Analysis

Nuclear reliability: system reliabilty

CS 226: Digital Logic Design

Lecture 3: Boolean Algebra

Section 2.2 Set Operations. Propositional calculus and set theory are both instances of an algebraic system called a. Boolean Algebra.

Chapter 2 Combinational Logic Circuits

Binary Logic and Gates. Our objective is to learn how to design digital circuits.

EEE130 Digital Electronics I Lecture #4

Packet #2: Set Theory & Predicate Calculus. Applied Discrete Mathematics

Module No. # 03 Lecture No. # 11 Probabilistic risk analysis

POTENTIAL USE OF RISK INFORMATION IN THE FUKUSHIMA DAIICHI NUCLEAR POWER PLANT DECOMMISSIONING

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

CprE 281: Digital Logic

Combinational Logic. By : Ali Mustafa

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

1 Boolean Algebra Simplification

Common Cause Failures: Extended Alpha Factor method and its Implementation

Name: Block: Unit 2 Inequalities

PROBABILISTIC AND POSSIBILISTIC FAULT TREE ANALYSIS

MODULE- 07 : FLUIDICS AND FLUID LOGIC

Boolean Algebra & Logic Gates. By : Ali Mustafa

Logic Design. Chapter 2: Introduction to Logic Circuits

AP1000 European 19. Probabilistic Risk Assessment Design Control Document

This form sometimes used in logic circuit, example:

Development of Multi-Unit Dependency Evaluation Model Using Markov Process and Monte Carlo Method

Boolean Algebra. The Building Blocks of Digital Logic Design. Section. Section Overview. Binary Operations and Their Representation.

Logic Gate Level. Part 2

INTRO TO I & CT. (Boolean Algebra and Logic Simplification.) Lecture # By: Department of CS & IT.

Introduction to Quantum Logic. Chris Heunen

Chapter 2: Switching Algebra and Logic Circuits

Unit 2 Boolean Algebra

S C F F F T T F T T S C B F F F F F T F T F F T T T F F T F T T T F T T T

Computer Organization I

Unit 2 Boolean Algebra

Chapter 18 Section 8.5 Fault Trees Analysis (FTA) Don t get caught out on a limb of your fault tree.

4. Sets The language of sets. Describing a Set. c Oksana Shatalov, Fall

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Failures in Process Industries

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Reduction of Logic Equations using Karnaugh Maps

Lecture 4: More Boolean Algebra

Doc112: Hardware. Department of Computing, Imperial College London. Doc112: Hardware Lecture 1 Slide 1

INTRODUCTION TO INFORMATION & COMMUNICATION TECHNOLOGY LECTURE 8 : WEEK 8 CSC-110-T

MA 180 Lecture Chapter 1 College Algebra and Calculus by Larson/Hodgkins Equations and Inequalities

Assignments. Math 215. Fall 2009.

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

Safety and Reliability of Embedded Systems. (Sicherheit und Zuverlässigkeit eingebetteter Systeme) Fault Tree Analysis Obscurities and Open Issues

Boolean algebra. Values

Digital Logic Design: a rigorous approach c

Chapter-2 BOOLEAN ALGEBRA

REVISION SHEET DECISION MATHS 2 DECISION ANALYSIS

Safety and Reliability of Embedded Systems

Chapter 5 Arithmetic Circuits

Logic Synthesis and Verification

Binary Logic and Gates

Truth and Logic. Brief Introduction to Boolean Variables. INFO-1301, Quantitative Reasoning 1 University of Colorado Boulder

4. Sets The language of sets. Describing a Set. c Oksana Shatalov, Fall Set-builder notation (a more precise way of describing a set)

Menu. Let s logically analyze a simple paragraph:

Digital Logic Design. Malik Najmus Siraj

Chapter Summary. Sets The Language of Sets Set Operations Set Identities Functions Types of Functions Operations on Functions Computability

MA 3260 Lecture 10 - Boolean Algebras (cont.) Friday, October 19, 2018.

BOOLEAN ALGEBRA. Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

10/14/2009. Reading: Hambley Chapters

Chapter 2 : Boolean Algebra and Logic Gates

MTH202 Discrete Mathematics

Introduction. Foundations of Computing Science. Pallab Dasgupta Professor, Dept. of Computer Sc & Engg INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR

CS1800 Discrete Structures Spring 2018 February CS1800 Discrete Structures Midterm Version A

CS2742 midterm test 2 study sheet. Boolean circuits: Predicate logic:

Week-I. Combinational Logic & Circuits

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

Every time has a value associated with it, not just some times. A variable can take on any value within a range

Chapter 2 Combinational Logic Circuits

Mark Redekopp, All rights reserved. Lecture 5 Slides. Canonical Sums and Products (Minterms and Maxterms) 2-3 Variable Theorems DeMorgan s Theorem

Reliability and Quality Mathematics

With Question/Answer Animations. Chapter 2

Combinational logic systems

Sample Problems for all sections of CMSC250, Midterm 1 Fall 2014

MC9211 Computer Organization

KP/Worksheets: Propositional Logic, Boolean Algebra and Computer Hardware Page 1 of 8

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

CprE 281: Digital Logic

CHAPTER III BOOLEAN ALGEBRA

4 Switching Algebra 4.1 Axioms; Signals and Switching Algebra

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

Study on Quantification Methodology of accident sequences for Tsunami Induced by Seismic Events.

PSA Quantification. Analysis of Results. Workshop Information IAEA Workshop

CHAPTER 3 BOOLEAN ALGEBRA

Transcription:

22.38 PROBABILITY AND ITS APPLICATIONS TO RELIABILITY, QUALITY CONTROL AND RISK ASSESSMENT Fall 2005, Lecture 1 RISK-INFORMED OPERATIONAL DECISION MANAGEMENT (RIODM): RISK, EVENT TREES AND FAULT TREES Michael W. Golay Professor of Nuclear Engineering Massachusetts Institute of Technology

RISK AND THE MASSACHUSETTS LOTTERY Most Tickets Cost $1.00 Each Ticket Type Has a Unique Payoff Amount PSuccess For a Single Lottery Ticket of Type i, the Expected Payoff, $ i, is $ i = Prob. - Success i Payoff i = P i $ i For a Portfolio of N Lottery Tickets, the Expected Payoff, N i=1 Portfolio $ = $ i = N i=1 Portfolio P i $ i $, is

DEFINITION OF RISK Event Risk Vector (Set) of Expected Consequences From r an Event For an Event of Type i, the Associated Risk Vector, R i, r r R i = C i = (Probability of Event, i) * (Set of Consequences of Event, i) = [(Frequency of Event, i) * (Time Interval of Interest)] * (Set of Consequences of Event, i) CORE DAMAGE RISK DUE TO N DIFFERENT CORE DAMAGE EVENTS r R total Consequence 1, i N R r N = i = p i i =1 i =1 Consequence M, i Total Risk is the Sum Over All Possible Events of the Risks Associated with Each Event, Respectively

RISK CALCULATION C a C Risk = C i p i = C = b i, All Event Sequences C n C i = Vector of consequences associated with the i th event sequence p i = Probability of the i th event sequence C = Mean, or expected, consequence vector C a = Mean, or expected, consequence of type a, summed over all event sequences EXAMPLE Offsite acute fatalities due to event i Offsite latent fatalities due to event i Onsite acture fatalities due to event i C i = Onsite latent fatalities due to event i Offsite property loss due to event i Onsite property loss due to event i Costs to other NPPs due to event i

MAJOR LOGIC TOOLS USED IN PRA Event Tree (ET) To Determine the Probability of a Particular Event or To Explicitly Determine Risk Contributors Fault Tree (FT) To Determine Failure Probabilities For Use in Event Trees

AN EXAMPLE OF A FUEL PUMPING SYSTEM T1 Fuel Source P1 Control Valve V1 Pump Train 1 T2 Fuel Source P2 Control Valve V2 Pump Train 2 Emergency Diesel Engine Electric Power Source, E Control System, C Cooling System, CO The System Succeeds if Fuel is Provided by Either Train 1 or 2.

FUEL INJECTION SYSTEM EVENT TREE Electricity (E) Control (C) COMPONENT OR FUNCTION Cooling (CO) Train 1 Train 2 (F) (F) (F)

FUEL INJECTION SYSTEM EVENT TREE

FAULT TREE LOGIC SYMBOLS ( GATES ) Operation, OR Operation, AND Meaning: Event A occurs when either event B or C occurs Meaning: Event A occurs when both event B and C occur

ILLUSTRATION OF ELEMENTS OF A FAULT TREE TOP EVENT OR Gate INTERMEDIATE EVENT, A A1 Basic Event A1 AND Gate A2 Basic Event A2 INCOMPLETELY DEVELOPED EVENT, B 2 Transfer in from Sheet 2

FUEL PUMPING SYSTEM FAULT TREE FAILURE OF FUEL FLOW, T FAILURE OF TRAIN 1 E FAILURE OF TRAIN 2 2 1 E MECHANICAL FAILURE OF TRAIN 2 M 2 Loss of Electricity Loss of Control Loss of Cooling T P 2 2 V 2 E C CO 2 2 2 Loss of Electricity Loss of Control Loss of Cooling MECHANCIAL FAILURE OF TRAIN 1 M 1 E C CO 1 1 1 T P 1 1 V 1

SIMPLIFIED FAULT TREE FOR THE FUEL PUMPING SYSTEM NOTE: Prob.(E1 E2) = Prob.(E2 E1 Prob.(E1) = Prob. (E1)

FAULT TREE FOR TOP EVENT: TANK T1 FAILURE

CUT SETS AND MINIMAL CUT SETS CUT SET: A cut set is any set of failures of components and actions that will cause system failure. MINIMAL CUT SET (MCS): A minimal cut set is one where failure of every set element is necessary to cause system failure. A minimal cut set does not contain more than one cut set. N Top Event, T = U(MCS i ) i 1

PUMPING SYSTEM EXAMPLE MINIMAL CUT SETS Any Binary Combination of an Element of T1, Tank P1, Pump V1, Valve and of T2, Tank P2, Pump V2, Valve Train 1 Train 2 C Control System E Electric Power Source Dependent Failure of Pumping Train 1 and 2 CO Cooling System Failure of Any Minimal Cut Set Will Result in System Failure

MINIMAL CUT SETS OF THE HUMAN BODY

CONSIDER SYSTEM MINIMAL CUTS SETS A & B ( ) = Prob. A + Prob. B Prob. ( A B) = Prob. A + Prob. B Prob. ( B A) Prob. A Prob. Failure [ ] ( ) = Prob. A + Prob. B Prob. A Prob. B if A & B are independent For a good system : Prob. A, Prob. B << 1, and Prob. A Prob. B << Prob. A or Prob. B, and Prob. ( Failure) Prob. A + Prob. B, (rate event approximation)

SYSTEM MINIMAL CUT SETS E C CO Train 1 Train 2 SYSTEM CUT SETS All possible combinations of the minimal cut sets, from E, C, CO, (Train 1 Train 2) to [E C CO Train 1 Train 2] The top event, T, is the union of the minimal cut sets. The top event probability is the probability of the union of the minimal cut sets, (mcs i ) Prob. ( T) = Prob. ( mcs 1 + mcs 2 + L + mcs N )

ILLUSTRATION OF DECOMPOSITION OF TOP EVENT INTO THE UNION OF THE MINIMAL CUT SETS T = E 1 E 2 (1) E 1 = E + C + CO + M 1 (2) E 2 = E + C + CO + M 2 (3) M 1 = T 1 + P 1 + V 1 (4) M 2 = T 2 + P 2 + V 2 (5) E 1 = E + C + CO + ( T 1 + P 1 + V 1 ) (6) E 2 = E + C + CO + ( T 2 + P 2 + V 2 ) (7)

T = [( E + C + CO)+ ( T 1 + P 1 + V 1 )] [( E + C + CO)+ ( T 2 + P 2 + V 2 )] = ( E + C + CO) ( E + C + CO) + ( E + C + CO) ( T 1 + P 1 + V 1 )+ T 2 + P 2 + V 2 ( E + C + CO) [ ( )] [ ( )] ( E + C + CO) 1+ ( T 1 + P 1 + V 1 )+ T 2 + P 2 + V 2 { } 1 + ( T 1 + P 1 + V 1 )( T 2 + P 2 + V 2 ) (8) T 1 T 2 + T 1 P 2 + T 1 V 2 +P 1 T 2 + P 1 P 2 + P 1 V 2 +V 1 T 2 + V 1 P 2 + V 1 V 2 ( ) + T = E + C+ CO T 1 T 2 + T 1 P 2 + T 1 V 2 N +P 1 T 2 + P 1 P 2 + P 1 V 2 = U MCS i i=1 +V 1 T 2 + V 1 P 2 + V 1 V 2 ( )

VENN DIAGRAM FOR FUEL SYSTEM FAILURE E C CO 1 2 Trains 1 & 2 T = C + E + CO + (Train 1 Train 2)

BOOLEAN ALGEBRA Boolean algebra is employed in problems involving binary variable. A binary variable has only two values, denoted by 1 and 0, or A and A, or true and false, or high and low, or switch closed and switch open, among other things. Since the two states can be captured in functional proportions, Boolean algebra is sometimes also called propositional calculus. In algebra involving binary states, the plus sign, +, is used to denote the or function, and the multiplication sign,, is used to denote the and function. These two signs are called logical sum and logical product, respectively. Naturally, the + and signs used in this context will not follow conventional arithmetic rules. With this background, the following theorems are assembled here for easy reference: (from Engineering Reliability, R. Ramakumar) 1 1 = 1 (1) ( = intersection,,, and) 1+1 = 1 (2) 1 0 = 0 (3) 1+ 0 = 1 (4) ( + = union,,, or) Let A, B, and C be Boolean variables. Then A 1 = A (5) A + A = A (6) A 0 = 0 (7) A + 0 = A (8)

BOOLEAN ALGEBRA (continued) Associative law: Associative law: Cumulative law: Cumulative law: Distributive law: Distributive law: Double complement: DeMorgan s law: DeMorgan s law: A A = A (9) A +1 = 1 (10) A + A = 1 (11) A A = 0 (12) A + AB = A (13) A( A+ B) = A (14) ( A + B) + C = A + ( B + C) (15) ( AB)C = A( BC) (16) A + B = B+ A (17) A B = B A (18) A( B + C) = AB + AC (19) A + BC = ( A + B) ( A+ C) (20) A = A (21) A + B = A B (22) AB = A + B (23) A + A B = A + B (24) A( A + B) = A B (25) ( A + B) ( A + C) = AC + B (26) AC + BC ( ) = A C + B C (27)

SUMMARY Risk is the Expected Consequence Vector of System Operation Risk Can Be Modeled via Combined Event and Fault Trees System Failure Consists of the Union of the System Minimal Cut Sets Prob. (A B) = Prob.(B A) Prob.(A)