Calculating with the square root of NOT

Similar documents
Reversible computer hardware

Control gates as building blocks for reversible computers

Quantum gate. Contents. Commonly used gates

Quantum computing! quantum gates! Fisica dell Energia!

Symmetry Groups for the Decomposition of Reversible Computers, Quantum Computers, and Computers in between

2.0 Basic Elements of a Quantum Information Processor. 2.1 Classical information processing The carrier of information

Projects about Quantum adder circuits Final examination June 2018 Quirk Simulator

Problem Set # 6 Solutions

DESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES

Chapter 03: Computer Arithmetic. Lesson 03: Arithmetic Operations Adder and Subtractor circuits Design

Combinational Logic. By : Ali Mustafa

Carry Look Ahead Adders

Quantum Phase Estimation using Multivalued Logic

On two subgroups of U(n), useful for quantum computing

Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.

Reversible and Quantum computing. Fisica dell Energia - a.a. 2015/2016

Design Methodologies for Reversible Logic Based Barrel Shifters

Novel Reversible Gate Based Circuit Design and Simulation Using Deep Submicron Technologies

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part A Combinational Logic Building Blocks

The logic is straightforward. Adding two 0s will result in 0. Adding two 1s results in 10 where 1 is the carry bit and 0 is the sum bit.

IBM quantum experience: Experimental implementations, scope, and limitations

Implementation of Reversible ALU using Kogge-Stone Adder

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits.

Quantum computing. Shor s factoring algorithm. Dimitri Petritis. UFR de mathématiques Université de Rennes CNRS (UMR 6625) Rennes, 30 novembre 2018

ADVANCES in NATURAL and APPLIED SCIENCES

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

Adders - Subtractors

1 Readings. 2 Unitary Operators. C/CS/Phys C191 Unitaries and Quantum Gates 9/22/09 Fall 2009 Lecture 8

The Bloch Sphere. Ian Glendinning. February 16, QIA Meeting, TechGate 1 Ian Glendinning / February 16, 2005

PSEUDORANDOM BINARY SEQUENCES GENERATOR

A Technology Based Complexity Model for Reversible Cuccaro Ripple-Carry Adder

Design of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder

Overview. Arithmetic circuits. Binary half adder. Binary full adder. Last lecture PLDs ROMs Tristates Design examples

CprE 281: Digital Logic

Introduction to Quantum Computing

Reversible ALU Implementation using Kogge-Stone Adder

CprE 281: Digital Logic

Introduction to Quantum Computation

Design Exploration and Application of Reversible Circuits in Emerging Technologies

Chapter 10. Quantum algorithms

C/CS/Phys 191 Quantum Gates and Universality 9/22/05 Fall 2005 Lecture 8. a b b d. w. Therefore, U preserves norms and angles (up to sign).

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

4. QUANTUM COMPUTING. Jozef Gruska Faculty of Informatics Brno Czech Republic. October 20, 2011

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Single qubit + CNOT gates

92 CHAPTER III. QUANTUM COMPUTATION. Figure III.11: Diagram for swap (from NC).

Introduction to Quantum Algorithms Part I: Quantum Gates and Simon s Algorithm

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Complex numbers: a quick review. Chapter 10. Quantum algorithms. Definition: where i = 1. Polar form of z = a + b i is z = re iθ, where

6. Quantum error correcting codes

Some Recent Research Issues in Quantum Logic

Deutsch Algorithm on Classical Circuits

Simulating classical circuits with quantum circuits. The complexity class Reversible-P. Universal gate set for reversible circuits P = Reversible-P

Quantum Information & Quantum Computing

Lecture 4 Modeling, Analysis and Simulation in Logic Design. Dr. Yinong Chen

A NEW DESIGN TECHNIQUE OF REVERSIBLE GATES USING PASS TRANSISTOR LOGIC

Translating between the roots of the identity in quantum computers

Menu. Binary Adder EEL3701 EEL3701. Add, Subtract, Compare, ALU

Lie algebraic quantum control mechanism analysis

QLang: Qubit Language

A Novel Synthesis Algorithm for Reversible Circuits

Architecture. Chapter 5. Noson S. Yanofsky c March 24, 2007

ELCT201: DIGITAL LOGIC DESIGN

Quantum Information & Quantum Computation

A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor. Soudebeh Boroumand

Resource Efficient Design of Quantum Circuits for Quantum Algorithms

Quantum Computing Lecture 3. Principles of Quantum Mechanics. Anuj Dawar

CprE 281: Digital Logic

9/29/2016. Task: Checking for a Lower-Case Letter. ECE 120: Introduction to Computing. Change C 5 to C 5 to Obtain L(C) from U(C)

Addition and Subtraction

Quantum Computing. 6. Quantum Computer Architecture 7. Quantum Computers and Complexity

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 2 Dominique Thiébaut

The Classification of Clifford Gates over Qubits

Design of Digital Adder Using Reversible Logic

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family

Lakshmi Narain College of Technology, Bhopal (M.P.) India

Gallery of Quantum Gates

Information quantique, calcul quantique :

Binary addition (1-bit) P Q Y = P + Q Comments Carry = Carry = Carry = Carry = 1 P Q

Cs302 Quiz for MID TERM Exam Solved

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

Design and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems

Quantum Computing. Quantum Computing. Sushain Cherivirala. Bits and Qubits

Extended Superposed Quantum State Initialization Using Disjoint Prime Implicants

Module 2. Basic Digital Building Blocks. Binary Arithmetic & Arithmetic Circuits Comparators, Decoders, Encoders, Multiplexors Flip-Flops

Problem Set # 8 Solutions

Fundamentals of Digital Design

OPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES. India. Andhra Pradesh India,

Synthesis of Quantum Circuit for FULL ADDER Using KHAN Gate

DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT

CMSC 313 Lecture 18 Midterm Exam returned Assign Homework 3 Circuits for Addition Digital Logic Components Programmable Logic Arrays

Computer organization

Logic gates. Quantum logic gates. α β 0 1 X = 1 0. Quantum NOT gate (X gate) Classical NOT gate NOT A. Matrix form representation

Low Power and High Speed BCD Adder using Reversible Gates

Chapter 2. Basic Principles of Quantum mechanics

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Floating Point Representation and Digital Logic. Lecture 11 CS301

Simon s algorithm (1994)

A NEW DESIGN TECHNIQUE OF REVERSIBLE BCD ADDER BASED ON NMOS WITH PASS TRANSISTOR GATES

Transcription:

Calculating with the square root of NOT Alexis De Vos Imec v.z.w. and Universiteit Gent Belgium Cryptasc workshop Université Libre de Bruxelles, 6 Oct 2009

This is about groups

This is about groups Groups exist in three different flavours:

This is about groups Groups exist in three different flavours: finite groups Order is an integer infinite, but still discrete groups Order = ℵ 0 infinite groups with a non-countable number of elements = Lie groups Order = m

But first another story...

A logically irreversible computer 3 1 adding computer 4

3 1 adding computer 4?? adding computer 4

A logically reversible computer : 3 adding & subtracting computer 1 2 4

3 adding & subtracting computer 1 2 4 3 adding & subtracting computer 1 2 4

Truth table of three irreversible logic gates (a) XOR gate (b) NOR gate (c) AND gate. AB P AB P AB P 0 0 0 0 1 1 1 0 1 1 1 0 (a) P = A B 0 0 1 0 1 0 1 0 0 1 1 0 (b) P = A + B 0 0 0 0 1 0 1 0 0 1 1 1 (c) P = A B Truth table of a reversible logic gate AB PQ 0 0 0 0 0 1 1 0 1 0 1 1 1 1 0 1 P = A B Q = A

Truth table of three reversible logic gates of width 2 (a) an arbitrary reversible gate r (b) the identity gate i (c) the inverse r 1 of r AB PQ 0 0 0 0 0 1 1 0 1 0 1 1 1 1 0 1 (a) AB PQ 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 (b) AB PQ 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 (c) The group of reversible gates of width w is isomorphic to the symmetric group S 2 w. Its order is (2 w )!. Here w = 2 Thus S 4 Its order is 4! = 24.

The number r of reversible gates w r 1 2 2 24 3 40,320 4 20,922,789,888,000 r(w) = (2 w )!

The CONTROLLED NOT gate: P = A Q = A B. is equivalent with P = A Q = if (A = 0) then B else B. The CONTROLLED CONTROLLED NOT gate: P = A Q = B R = AB C. is equivalent with P = A Q = B R = if (AB = 0) then C else C.

Schematic for (a) CONTROLLED NOT gate (b) CONTROLLED CONTROLLED NOT gate (c) CONTROLLED SWAP gate a B _ Q _ A Q A A A B c C R A Q A A A B C R A Q A A A B b R _ C _ R C A A B B A A B B

Transistor cost: The CONTROLLED NOT gate or FEYNMAN gate : 8 transistors TheCONTROLLED CONTROLLED NOT gate ortoffoli gate : 16 transistors The CONTROLLED SWAP gate or FREDKIN gate : 16 transistors.

Microscope photograph (140 µm 120 µm) of 2.4-µm 4-bit reversible ripple adder (192 transistors).

Microscope photograph (610 µm 290 µm) of 0.8-µm 4-bit reversible carry-look-ahead adder (320 transistors).

Microscope photograph (1,430 µm 300 µm) of 0.35-µm 8-bit reversible multiplier (2,504 transistors).

Oscilloscope view of 0.35 µm full adder.

The number r of reversible circuits and the number q of quantum circuits w r q 1 2 4 2 24 16 3 40,320 64 4 20,922,789,888,000 256 r(w) = (2 w )! q(w) = (2w ) 2

Example: w = 1 r(w) = r(1) = 2 The two 1-bit computers (group S 2 ) are represented by the 2 2 permutation matrices: 1 0 0 1 and 0 1 1 0 q(w) = q(1) = 4 The infinitely many 1-qubit computers (group U(2)) are represented by the 2 2 unitary matrices: cos(θ) exp(iα) sin(θ) exp(iβ) sin(θ) exp(iγ) cos(θ) exp( iα + iβ + iγ)

Example: w = 1 r(w) = r(1) = 2 The two 1-bit computers (group S 2 ) are represented by the 2 2 permutation matrices: 1 0 0 1 and 0 1 1 0 q(w) = q(1) = 4 The infinitely many 1-qubit computers (group U(2)) are represented by the 2 2 unitary matrices: cos(θ) exp(iα) sin(θ) exp(iβ) sin(θ) exp(iγ) cos(θ) exp( iα + iβ + iγ) S 2? U(2) 2 < Order(?) < 4

Take S 2 and introduce an extra generator: 1 1 + i 1 i 2 1 i 1 + i 1 0 0 1 Obtain a group with four 2 2 matrices:, 1 1 + i 1 i 2 1 i 1 + i, 0 1 1 0, and 1 2 1 i 1 + i 1 + i 1 i S 2 Z 4 U(2) 2 < 4 < 4

Next: w = 2 Take S 4 and introduce an extra generator: 1 2 1 + i 1 i 0 0 1 i 1 + i 0 0 0 0 1 + i 1 i 0 0 1 i 1 + i S 4? U(4) 24 < 192 < 16

Next: w = 2 Take S 4 and introduce an extra generator: 1 2 1 + i 1 i 0 0 1 i 1 + i 0 0 0 0 1 + i 1 i 0 0 1 i 1 + i S 4? U(4) 24 < 192 < 16 Four representative circuits: a b c d

Next: w = 2 Take S 4 and introduce an other extra generator: 1 2 1 0 0 0 0 1 0 0 0 0 1 + i 1 i 0 0 1 i 1 + i S 4? U(4) 24 < ℵ 0 < 16

The number of reversible circuits, as a function of the circuit width w, if we allow no square roots of NOT, if we allow square roots of NOT, and if we allow controlled square roots of NOT. w classical classical plus NOT classical plus controlled NOT 1 2 4 not applicable 2 24 192 ℵ 0 3 4

The number of reversible circuits, as a function of the circuit width w, if we allow no square roots of NOT, if we allow square roots of NOT, and if we allow controlled square roots of NOT. w classical classical plus NOT classical plus controlled NOT 1 2 4 not applicable 2 24 192 ℵ 0 3 40,320 ℵ 0 ℵ 0 4 20,922,789,888,000 ℵ 0 ℵ 0

The number of reversible circuits, as a function of the circuit width w, if we allow no square roots of NOT, if we allow square roots of NOT, and if we allow controlled square roots of NOT. w classical classical plus NOT classical plus controlled NOT 1 2 4 not applicable 2 24 192 ℵ 0 3 40,320 ℵ 0 ℵ 0 4 20,922,789,888,000 ℵ 0 ℵ 0 Making two controlled NOT gates from a single NOT gate.

Future research: (1) Replace square root 0 1 1 0 by other root 0 1 1 0 2θ/π = 1/2 = 1 2 1 + i 1 i 1 i 1 + i, cos(θ) exp(iθ) i sin(θ) exp(iθ) i sin(θ) exp(iθ) cos(θ) exp(iθ)

Future research: (1) Replace square root 0 1 1 0 by other root 0 1 1 0 2θ/π = 1/2 = 1 2 1 + i 1 i 1 i 1 + i, cos(θ) exp(iθ) i sin(θ) exp(iθ) i sin(θ) exp(iθ) cos(θ) exp(iθ) S 2 U(1) U(2) 2 < 1 < 4

Future research: (1) Replace square root 0 1 1 0 by other root 0 1 1 0 2θ/π = 1/2 = 1 2 1 + i 1 i 1 i 1 + i, cos(θ) exp(iθ) i sin(θ) exp(iθ) i sin(θ) exp(iθ) cos(θ) exp(iθ) (2) Take square root of other (hermitian) 2 2 matrix e.g. Pauli matrix = Hadamard matrix = 1 2 0 i i 0 1 1 1 1