UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences PROBLEM SET #3 (SOLUTION)

Similar documents
Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

4.4 The MOSFET as an Amp and Switch

Lecture 12: MOSFET Devices

ECE315 / ECE515 Lecture 11 Date:

Chapter 13 Small-Signal Modeling and Linear Amplification

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

EECS 105: FALL 06 FINAL

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Robert W. Brodersen EECS140 Analog Circuit Design

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Lecture 4: CMOS Transistor Theory

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

MOS Amplifiers Dr. Lynn Fuller Webpage:

MICROELECTRONIC CIRCUIT DESIGN Second Edition

Digital Integrated Circuits

MOS Transistor Theory

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

EE105 - Fall 2006 Microelectronic Devices and Circuits

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

ECE 342 Electronic Circuits. 3. MOS Transistors

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Chapter 4 Field-Effect Transistors

EECS 141: FALL 05 MIDTERM 1

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Biasing the CE Amplifier

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

EE105 - Fall 2005 Microelectronic Devices and Circuits

MOS Transistor I-V Characteristics and Parasitics

Device Models (PN Diode, MOSFET )

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

Circle the one best answer for each question. Five points per question.

Lecture 5: DC & Transient Response

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

TPC8116-H TPC8116-H. High Efficiency DC/DC Converter Applications Notebook PC Applications Portable Equipment Applications CCFL Inverter Applications

Lecture 28 Field-Effect Transistors

The Devices. Devices

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

EE 560 MOS TRANSISTOR THEORY

Elad Alon Homework #2 EECS141 Due Thursday, September 9, 5pm, box in 240 Cory

Lecture 5: CMOS Transistor Theory

EE5311- Digital IC Design

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

MOSFET: Introduction

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

The Devices. Jan M. Rabaey

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

MOS Transistor Theory

(S&S ) PMOS: holes flow from Source to Drain. from Source to Drain. W.-Y. Choi. Electronic Circuits 2 (09/1)

Electronic Circuits Laboratory EE462G Lab #2

Device Models (PN Diode, MOSFET )

EE115C Winter 2017 Digital Electronic Circuits. Lecture 2: MOS Transistor: IV Model

Practice 3: Semiconductors

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

The Physical Structure (NMOS)

The Devices: MOS Transistors

Studio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS )

MOS Transistors Models

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Lecture 12 Circuits numériques (II)

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610

LEVEL 61 RPI a-si TFT Model

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

Nanoscale CMOS Design Issues

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Forward-Active Terminal Currents

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Lecture 37: Frequency response. Context

VLSI Design The MOS Transistor

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

At point G V = = = = = = RB B B. IN RB f

EE105 Fall 2014 Microelectronic Devices and Circuits

N Channel MOSFET level 3

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

4.10 The CMOS Digital Logic Inverter

(Refer Slide Time: 1:49)

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

Homework Assignment 08

EE 435. Lecture 23. Common Mode Feedback Data Converters

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

AOP606 Complementary Enhancement Mode Field Effect Transistor

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

Transcription:

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences R. W. Brodersen EECS 140 Fall 2004 PROBLEM SET #3 (SOLUTION) 3) In the above circuit, use V DD =1.8 V, I SS =14 µa, R D =100 kω, W=10 µm, L=1 µm. a) Calculate V of the two transistors by hand, with V ic =0.9 V, V id =0 V, and verify with SPICE. V S V ISS R 2 I SS = W k L o1 = Vo 2 = VDD D = 2I VAT = W k L = V V V ic = V ic = 0.9 = 0.3 T AT 1.1V = 0.1V ( VT 0 + γ ( 2φ + VS 2φ ) V ( 0.5 0.5( 0.6 + VS 0.6 ) 0.5( 0.6 + V 0.6) S AT 0.1 Solving iteratively, we find V = 0.231V, and therefore, V = 0.87 V. S

b) Plot V od =(V o1 -V o2 ) vs. V id, with V ic =0.9 V over the range 1.8 < V id < +1.8 V. * hw3, 1: diff pair w/ ideal tail current 1.4 1.4 V V od 1.2 M1 off, M2 on 1000m 800m 600m 400m 200m Voltages (lin) -200m 0 ~ -0.1 V ~ 0.1 V -400m -600m -800m -1-1.2 M2 off, M1 on -1.4-1.4 V -1.5-1 -500m 0 500m 1 1.5 Voltage X (lin) (VOLTS) V id W The slope around V id =0 V is A 2 dm = gmrout gmrd = k I RD = 14. L The curves limit when all of the current is switched to one side of the differential pair. When this happens, the differential voltage is I = 1.4 V. SS R D The voltage that this occurs at can be approximated by I SS RD V id = = 0.1V. g R m D It is also correct to find the exact point where one transistor turns off and the other takes 2ISS all of the current. This occurs for Vid = = 0.14 V. W k L

c) Plot V oc =(V o1 +V o2 )/2 vs. V ic, with V id =0 V over the range 0 < V ic < +1.8 V. V oc Voltages (lin) 1.174 1.172 1.17 1.168 1.166 1.164 1.162 1.16 1.158 1.156 1.154 1.152 1.15 1.148 1.146 1.144 1.142 1.14 1.138 1.136 1.134 1.132 1.13 1.128 1.126 1.124 1.122 1.12 1.118 1.116 1.114 1.112 1.11 1.108 1.106 1.104 1.102 1.1 1.098 1.096 1.094 1.092 1.09 1.088 1.086 1.084 1.082 1.08 1.078 1.076 1.074 1.072 1.07 1.068 1.066 1.064 1.062 1.06 0 * hw3, 1: diff pair w/ ideal tail current This is an artifact of the ideal current source dropping the source voltage below ground. You do not have to worry about calculating this exact shape. V DD -(I SS R D )/2 = 1.1 V 200m 400m 600m 800m 1 1.2 1.4 1.6 Voltage X (lin) (VOLTS) 1.8 V ic There are no breakpoints in this curve. The strange behavior near V oc =0 V is only an artifact of the ideal current source pulling the source voltage below ground. When V S <0 V, the source-bulk junction diode begins to be forward biased and starts to conduct current. This will not happen with any real implementation, and you do not have to worry about calculating this. d) Calculate A dm with V ic =0.9 V, V id =0 V. Over what range of V id will the gain remain high? Why does the gain drop off? A dm = gm( RD ro ) gmrd = = 14 2 2( 140 V )( 10)( 70 )( 100 k) As calculated in part (b), the gain is high over the range of 0.1 V < V id < 0.1 V. The gain drops off because one of the transistors goes into cutoff.

e) Calculate A cm with V ic =0.9 V, V id =0 V. A cm gmrd 1+ ( 1+ χ ) g ( 2r ) m o =, and therefore the common- For an ideal current source, the output resistance is mode gain is, A = 0. cm r o f) Calculate R od with V ic =0.9 V, V id =0 V. R od 2( R r ) = 2( 100 k 1.4 M) = D o = 187 k Verify (d)-(f) with SPICE using the.tf analysis option.

* hw3, 3: diff pair w/ ideal tail current.model nch nmos level=1 tox=25 vto=0.5 kp=140e-6 lambda=0.1 gamma=0.5 phi=0.6 vdd vdd 0 1.8 * set up common mode and differential inputs vic vic 0 0.9 vid vid 0 0 e1 vi1 vic vid 0 0.5 e2 vi2 vic vid 0-0.5 * set up to measure output common mode e3 voc1 0 vo1 0 0.5 e4 voc voc1 vo2 0 0.5 rcm voc 0 1 rd1 rd2 m1 m2 iss vdd vo1 100k vdd vo2 100k vo1 vi1 s 0 nch w=10u l=1u vo2 vi2 s 0 nch w=10u l=1u s 0 14u.options post=2 nomod.probe dc vod=v(vo1,vo2) voc=v(voc).op.dc vid -1.8 1.8 0.01.dc vic 0 1.8 0.01.tf.alter.tf v(vo1,vo2) vid v(voc) vic.end **** mosfets subckt element 0:m1 0:m2 model 0:nch 0:nch id 7.0000u 7.0000u vgs 665.4148m 665.4148m vds 865.4147m 865.4147m Vds vth 569.4798m 569.4798m vdsat 95.9349m 95.9349m **** small-signal transfer characteristics v(vo1,vo2)/vid = -13.7100 Adm input resistance at vid = 1.000e+20 output resistance at v(vo1,vo2) = 187.8949k Rod **** small-signal transfer characteristics v(voc)/vic = -79.0254n Acm input resistance at vic = 1.000e+20 output resistance at v(voc) = 0.

The schematic for the circuit used in Problem is: vdd rd1 R od rd2 vo1 vo2 vi1 m1 10 1 m2 10 1 vi2 e1 vic s e2 vic iss voc e4 vid voc1 rcm vid e3

replace the I SS current source with a resistor which results in the same I currents when V ic =0.9 V and V id =0 V. VS 0.231 V a) To get the same current, R SS = = = 16.5 k I 14 SS Since the current and source voltage are the same, V is also the same. V = 0.87 V b) Plot V od vs. V id with V ic =0.9 V over the range 1.8 < V id < 1.8 V. 1.6 * hw3, 2: diff pair w/ tail resistor V od 1.4 1.2 M1 off, M2 on 1.4 V 1000m 800m 600m 400m Voltages (lin) 200m 0-200m ~ -0.1 V ~ 0.1 V -400m -600m -800m -1-1.2-1.4-1.6-1.4 V M2 off, M1 on -1.5-1 -500m 0 500m 1 1.5 Voltage X (lin) (VOLTS) V id Differentially, this circuit behaves the same way as the circuit with an ideal current source. Therefore the breakpoints are the same as before: V id = ± 0.1V, V = ± 1.4 V od When V id is increased beyond this range, the current increases causing a small slope in the transfer function. This can be approximated by a flat line and the exact shape is not important.

c) Plot V oc vs. V ic with V id =0 V over the range 0 < V ic < +1.8 V. * hw3, 2: diff pair w/ tail resistor 1.8 V oc = 1.8 V V oc 1.7 1.6 V ic = 0.5 V 1.5 1.4 1.3 Voltages (lin) 1.2 1.1 1000m 900m 800m 700m 600m 500m 400m V oc = 0.547 V V ic = 1.16 V 0 200m 400m 600m 800m 1 1.2 1.4 1.6 1.8 Voltage X (lin) (VOLTS) V ic The equivalent half-circuit is V DD R D V oc 10 1 V ic 2R SS When V ic < V T, the transistor is operating in cutoff and the output is at V DD =1.8 V. When V ic > V T, the transistor operates as a common-source with source-degeneration amplifier until it goes into triode. We need to find the point where this occurs. At the edge of saturation,

V = V AT V DD I ( R + 2R ) = D SS 2I W k L 2 ( RD + 2RSS ) I + I VDD = 0 W k L Solving the quadratic equation, I = 12.5 µa, and V = 0.134 V. Therefore, V S = I ( 2 RSS ) = 0.413 V, and V T = 0.616 V. So, the transistor goes from saturation to triode at the point, AT V ic = V S + V T + V AT = 1.16 V V oc = V S + V AT = 0.547 V d) Since the differential half-circuit is exactly the same as with the ideal tail current source, this is the same as in (3d). A dm = gm( RD ro ) = 14 and the gain is large over the range 0.1 V < V id < 0.1 V. The gain drops off because one of the transistors goes into cutoff. e) The common-mode gain is slightly different due to the source resistor. where A cm gmrd = = 2 1+ ( 1+ χ ) g ( 2R ) g m = 140 µs m SS γ χ = 2( 2φ + V ) = 1 2 SB 0.274 f) The differential output resistance is the same as in (4f), R od 2 ( R r ) = 187 kω = D o

* hw3, 4: diff pair w/ tail resistor.model nch nmos level=1 tox=25 vto=0.5 kp=140e-6 lambda=0.1 gamma=0.5 phi=0.6 vdd vdd 0 1.8 * set up common mode and differential inputs vic vic 0 0.9 vid vid 0 0 e1 vi1 vic vid 0 0.5 e2 vi2 vic vid 0-0.5 * set up to measure output common mode e3 voc1 0 vo1 0 0.5 e4 voc voc1 vo2 0 0.5 rcm voc 0 1 rd1 vdd vo1 100k rd2 vdd vo2 100k m1 vo1 vi1 s 0 nch w=10u l=1u m2 vo2 vi2 s 0 nch w=10u l=1u rss s 0 16.5k.options post=2 nomod.probe dc vod=v(vo1,vo2) voc=v(voc).op.dc vid -1.8 1.8 0.01.dc vic 0 1.8 0.01.tf.alter.tf v(vo1,vo2) vid v(voc) vic.end **** mosfets subckt element 0:m1 0:m2 model 0:nch 0:nch id 7.0927u 7.0927u vgs 665.9422m 665.9422m vds 856.6759m 856.6759m Vds vth 569.3355m 569.3355m vdsat 96.6067m 96.6067m **** small-signal transfer characteristics v(vo1,vo2)/vid = -13.7831 Adm input resistance at vid = 1.000e+20 output resistance at v(vo1,vo2) = 187.7352k Rod **** small-signal transfer characteristics v(voc)/vic = -2.0228 Acm input resistance at vic = 1.000e+20 output resistance at v(voc) = 0.

The schematic for the circuit used is: vdd rd1 R od rd2 vo1 vo2 vi1 m1 10 1 m2 10 1 vi2 e1 vic s e2 vic rss voc e4 vid voc1 rcm vid e3