74F161A 74F163A Synchronous Presettable Binary Counter

Similar documents
74F365 Hex Buffer/Driver with 3-STATE Outputs

74F139 Dual 1-of-4 Decoder/Demultiplexer

74F138 1-of-8 Decoder/Demultiplexer

74F194 4-Bit Bidirectional Universal Shift Register

74F175 Quad D-Type Flip-Flop

74F174 Hex D-Type Flip-Flop with Master Reset

54F 74F164A Serial-In Parallel-Out Shift Register

54F 74F161A 54F 74F163A Synchronous Presettable Binary Counter

74F109 Dual JK Positive Edge-Triggered Flip-Flop

54LS160A DM74LS160A 54LS162A DM74LS162A Synchronous Presettable BCD Decade Counters

74F379 Quad Parallel Register with Enable

74F269 8-Bit Bidirectional Binary Counter

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

74F139 Dual 1-of-4 Decoder/Demultiplexer

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

74F153 Dual 4-Input Multiplexer

54F 74F138 1-of-8 Decoder Demultiplexer

74F30 8-Input NAND Gate

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

54F 74F534 Octal D-Type Flip-Flop with TRI-STATE Outputs

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

54F 74F253 Dual 4-Input Multiplexer with TRI-STATE Outputs

DM7445 BCD to Decimal Decoders/Drivers

74F Bit D-Type Flip-Flop

54F 74F251A 8-Input Multiplexer with TRI-STATE Outputs

onlinecomponents.com

DM7442A BCD to Decimal Decoders

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

DM74LS90/DM74LS93 Decade and Binary Counters

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

DM74LS11 Triple 3-Input AND Gates

74F537 1-of-10 Decoder with 3-STATE Outputs

DM74LS02 Quad 2-Input NOR Gates

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74F240 74F241 74F244 Octal Buffers/Line Drivers with 3-STATE Outputs

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

74F283 4-Bit Binary Full Adder with Fast Carry

74F Bit Random Access Memory with 3-STATE Outputs

DM74LS138, DM74LS139 Decoders/Demultiplexers

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74AC169 4-Stage Synchronous Bidirectional Counter

Excellent Integrated System Limited

74FR74 74FR1074 Dual D-Type Flip-Flop

74F382 4-Bit Arithmetic Logic Unit

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

Features Y. Package Number. 54F240DM (Note 2) J20A 20-Lead Ceramic Dual-In-Line

74F843 9-Bit Transparent Latch

74VHC161 Synchronous Presettable Binary Counter

74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

54AC 74AC11 Triple 3-Input AND Gate

54AC32 Quad 2-Input OR Gate

9321 DM9321 Dual 1-of-4 Decoder

9312 DM9312 One of Eight Line Data Selectors Multiplexers

Features. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs

74F652 Transceivers/Registers

DM74LS181 4-Bit Arithmetic Logic Unit

9334 DM Bit Addressable Latch

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

74F181 4-Bit Arithmetic Logic Unit

DM54LS259 DM74LS259 8-Bit Addressable Latches

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

DM54LS73A DM74LS73A Dual Negative-Edge-Triggered


DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators

54F 74F373 Octal Transparent Latch with TRI-STATE Outputs

DM74LS02 Quad 2-Input NOR Gate

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

DM5490 DM7490A DM7493A Decade and Binary Counters

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

54LS256 DM74LS256 Dual 4-Bit Addressable Latch

93L34 8-Bit Addressable Latch

CD4024BC 7-Stage Ripple Carry Binary Counter

54173 DM54173 DM74173 TRI-STATE Quad D Registers

54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates

54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

74ACT825 8-Bit D-Type Flip-Flop

MM74HC175 Quad D-Type Flip-Flop With Clear

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4028BC BCD-to-Decimal Decoder

54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers

DM74LS670 3-STATE 4-by-4 Register File

DM74LS08 Quad 2-Input AND Gates

74F402 Serial Data Polynomial Generator/Checker

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers

DM7404 Hex Inverting Gates

DM74LS375 4-Bit Latch

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

MM54HC148 MM74HC Line Priority Encoder

Transcription:

74F161A 74F163A Synchronous Presettable Binary Counter General Description Ordering Code: The F161A and F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multi-stage counters. The F161A has an asynchronous Master-Reset input that overrides all other inputs and forces the outputs LOW. The F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. The F161A and F163A are high-speed versions of the F161 and F163. Features n Synchronous counting and loading n High-speed synchronous expansion n Typical count frequency of 120 MHz n Guaranteed 4000V minimum ESD protection March 1998 Commercial Military Package Package Description Number 74F161APC N16E 16-Lead (0.300" Wide) Molded Dual-In-Line 54F161ADM (Note 2) J16A 16-Lead Ceramic Dual-In-Line 74F161ASC (Note 1) M16A 16-Lead (0.150" Wide) Molded Small Outline, JEDEC 74F161ASJ (Note 1) M16D 16-Lead (0.300" Wide) Molded Small Outline, EIAJ 54F161AFM (Note 2) W16A 16-Lead Cerpack 54F161ALM (Note 2) E20A 20-Lead Ceramic Leadless Chip Carrier, Type C 74F163APC N16E 16-Lead (0.300" Wide) Molded Dual-In-Line 54F163ADM (Note 2) J16A 16-Lead Ceramic Dual-In-Line 74F163ASC (Note 1) M16A 16-Lead (0.150" Wide) Molded Small Outline, JEDEC 74F163ASJ (Note 1) M16D 16-Lead (0.300" Wide) Molded Small Outline, EIAJ 54F163AFM (Note 2) W16A 16-Lead Cerpack 54F163ALM (Note 2) E20A 20-Lead Ceramic Leadless Chip Carrier, Type C 74F161A 74F163A Synchronous Presettable Binary Counter Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX. Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB. Connection Diagrams Pin Assignment for DIP, SOIC and Flatpak F161A Pin Assignment for LCC F161A DS009486-1 DS009486-2 1998 Fairchild Semiconductor Corporation DS009486 www.fairchildsemi.com

Connection Diagrams (Continued) Pin Assignment for DIP, SOIC and Flatpak F163A Pin Assignment for LCC F163A Logic Symbols F161A DS009486-7 F163A DS009486-8 DS009486-9 IEEE/IEC F161A DS009486-3 IEEE/IEC F163A DS009486-10 DS009486-6 Unit Loading/Fan Out 54F/74F Pin Names Description U.L. Input I IH /I IL HIGH/LOW Output I OH /I OL CEP Count Enable Parallel Input 1.0/1.0 20 µa/ 0.6 ma CET Count Enable Trickle Input 1.0/2.0 20 µa/ 1.2 ma CP Clock Pulse Input (Active Rising Edge) 1.0/1.0 20 µa/ 0.6 ma MR ( F161A) Asynchronous Master Reset Input (Active LOW) 1.0/1.0 20 µa/ 0.6 ma SR ( F163A) Synchronous Reset Input (Active LOW) 1.0/2.0 20 µa/ 1.2 ma P 0 P 3 Parallel Data Inputs 1.0/1.0 20 µa/ 0.6 ma www.fairchildsemi.com 2

Unit Loading/Fan Out (Continued) 54F/74F Pin Names Description U.L. Input I IH /I IL HIGH/LOW Output I OH /I OL PE Parallel Enable Input (Active LOW) 1.0/2.0 20 µa/ 1.2 ma Q 0 Q 3 Flip-Flop Outputs 50/33.3 1 ma/20 ma TC Terminal Count Output 50/33.3 1 ma/20 ma Functional Description The F161A and F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ( F161A), synchronous reset ( F163A), parallel load, count-up and hold. Five control inputs Master Reset (MR, F161A), Synchronous Reset (SR, F163A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (P n ) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ( F161A) or SR ( F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting. The F161A and F163A use D-type edge triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multi-stage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. Logic Equations: Count Enable = CEP CET PE TC = Q 0 Q 1 Q 2 Q 3 CET Mode Select Table SR (Note 3) PE CET CEP Action on the Rising Clock Edge (N) L X X X Reset (Clear) H L X X Load (P n Q n ) H H H H Count (Increment) H H L X No Change (Hold) H H X L No Change (Hold) H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Note 3: For F163A only State Diagram DS009486-5 3 www.fairchildsemi.com

Block Diagram DS009486-4 www.fairchildsemi.com 4

Absolute Maximum Ratings (Note 4) Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias Plastic V CC Pin Potential to Ground Pin Input Voltage (Note 5) Input Current (Note 5) Voltage Applied to Output in HIGH State (with V CC = 0V) Standard Output 3-STATE Output Current Applied to Output 65 C to +150 C 55 C to +125 C 55 C to +175 C 55 C to+150 C 0.5V to +7.0V 0.5V to +7.0V 30 ma to +5.0 ma 0.5V to V CC 0.5V to +5.5V in LOW State (Max) ESD Last Passing Voltage (Min) Recommended Operating Conditions twice the rated I OL (ma) 4000V Free Air Ambient Temperature Military 55 C to +125 C Commercial 0 C to +70 C Supply Voltage Military +4.5V to +5.5V Commercial +4.5V to +5.5V Note 4: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 5: Either voltage limit or current limit is sufficient to protect inputs. DC Electrical Characteristics Symbol Parameter 54F/74F Units V CC Conditions Min Typ Max V IH Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V IL Input LOW Voltage 0.8 V Recognized as a LOW Signal V CD Input Clamp Diode Voltage 1.2 V Min I IN = 18 ma V OH Output HIGH 54F 10% V CC 2.5 I OH = 1 ma Voltage 74F 10% V CC 2.5 V Min 74F 5% V CC 2.7 V OL Output LOW 54F 10% V CC 0.5 V Min I OL = 20 ma Voltage 74F 10% V CC 0.5 I IH Input HIGH 54F 20.0 µa Max V IN = 2.7V Current 74F 5.0 I BVI Input HIGH Current 54F 100 µa Max V IN = 7.0V Breakdown Test 74F 7.0 I CEX Output HIGH 54F 250 µa Max V OUT = V CC Leakage Current 74F 50 V ID Input Leakage 74F 4.75 V 0.0 I ID = 1.9 µa Test All Other Pins Grounded I OD Output Leakage 74F 3.75 µa 0.0 V IOD = 150 mv Circuit Current All Other Pins Grounded I IL Input LOW Current 0.6 ma Max V IN = 0.5V (CEP, CP, MR, P 0 P 3 ) 1.2 ma Max V IN = 0.5V (CET, PE, SR) I OS Output Short-Circuit Current 60 150 ma Max V OUT = 0V I CC Power Supply Current 37 55 ma Max AC Electrical Characteristics 74F 54F 74F T A = +25 C T A,V CC = Mil T A,V CC = Com Symbol Parameter V CC = +5.0V C L = 50 pf C L = 50 pf Units C L = 50 pf Min Typ Max Min Max Min Max f max Maximum Count Frequency 100 120 75 90 MHz 5 www.fairchildsemi.com

AC Electrical Characteristics (Continued) 74F 54F 74F T A = +25 C T A,V CC = Mil T A,V CC = Com Symbol Parameter V CC = +5.0V C L = 50 pf C L = 50 pf Units C L = 50 pf Min Typ Max Min Max Min Max t PLH Propagation Delay 3.5 5.5 7.5 3.5 9.0 3.5 8.5 t PHL CP to Q n (PE Input HIGH) 3.5 7.5 10.0 3.5 11.5 3.5 11.0 ns t PLH Propagation Delay 4.0 6.0 8.5 4.0 10.0 4.0 9.5 t PHL CP to Q n (PE Input LOW) 4.0 6.0 8.5 4.0 10.0 4.0 9.5 t PLH Propagation Delay 5.0 10.0 14.0 5.0 16.5 5.0 15.0 ns t PHL CP to TC 5.0 10.0 14.0 5.0 15.5 5.0 15.0 t PLH Propagation Delay 2.5 4.5 7.5 2.5 9.0 2.5 8.5 ns t PHL CET to TC 2.5 4.5 7.5 2.5 9.0 2.5 8.5 t PHL Propagation Delay 5.5 9.0 12.0 5.5 14.0 5.5 13.0 ns MR to Q n ( F161A) t PHL Propagation Delay 4.5 8.0 10.5 4.5 12.5 4.5 11.5 ns MR to TC ( F161A) AC Operating Requirements 74F 54F 74F Symbol Parameter T A = +25 C T A,V CC = Mil T A,V CC = Com Units V CC = +5.0V Min Max Min Max Min Max t s (H) Setup Time, HIGH or LOW 5.0 5.5 5.0 t s (L) P n to CP 5.0 5.5 5.0 ns t h (H) Hold Time, HIGH or LOW 2.0 2.5 2.0 t h (L) P n to CP 2.0 2.5 2.0 t s (H) Setup Time, HIGH or LOW 11.0 13.5 11.5 t s (L) PE or SR to CP 8.5 10.5 9.5 ns t h (H) Hold Time, HIGH or LOW 2.0 3.6 2.0 t h (L) PE or SR to CP 0 0 0 t s (H) Setup Time, HIGH or LOW 11.0 13.0 11.5 t s (L) CEP or CET to CP 5.0 6.0 5.0 ns t h (H) Hold Time, HIGH or LOW 0 0 0 t h (L) CEP or CET to CP 0 0 0 t w (H) Clock Pulse Width (Load) 5.0 5.0 5.0 ns t w (L) HIGH or LOW 5.0 5.0 5.0 t w (H) Clock Pulse Width (Count) 4.0 5.0 4.0 ns t w (L) HIGH or LOW 6.0 8.0 7.0 t w (L) MR Pulse Width, LOW 5.0 5.0 5.0 ns ( F161A) t rec Recovery Time 6.0 6.0 6.0 ns MR to CP ( F161A) www.fairchildsemi.com 6

Ordering Information The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows: DS009486-11 7 www.fairchildsemi.com

8

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Ceramic Leadless Chip Carrier (L) Package Number E20A 16-Lead Ceramic Dual-In-Line Package (D) Package Number J16A 9 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC (S) Package Number M16A 16-Lead (0.300" Wide) Molded Small Outline Package, EIAJ (SJ) Package Number M16D www.fairchildsemi.com 10

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 16-Lead (0.300" Wide) Molded Dual-In-Line Package (P) Package Number N16E 16-Lead Ceramic Flatpak (F) Package Number W16A 11 www.fairchildsemi.com

74F161A 74F163A Synchronous Presettable Binary Counter LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI- CONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 www.fairchildsemi.com Fairchild Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 8 141-35-0 English Tel: +44 (0) 1 793-85-68-56 Italy Tel: +39 (0) 2 57 5631 Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

2024 © sciencedocbox.com Privacy Policy | Terms of Service | Feedback