Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

Similar documents
The 74HC21 provide the 4-input AND function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC1G125; 74HCT1G125

74HC244; 74HCT244. Octal buffer/line driver; 3-state

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

Hex inverting Schmitt trigger with 5 V tolerant input

8-bit binary counter with output register; 3-state

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

8-bit serial-in/parallel-out shift register

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

14-stage binary ripple counter

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC164; 74HCT bit serial-in, parallel-out shift register

The 74LV08 provides a quad 2-input AND function.

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

74AHC1G00; 74AHCT1G00

The 74LV32 provides a quad 2-input OR function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

Octal bus transceiver; 3-state

74HC154; 74HCT to-16 line decoder/demultiplexer

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

2-input EXCLUSIVE-OR gate

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC238; 74HCT to-8 line decoder/demultiplexer

The 74LVC1G02 provides the single 2-input NOR function.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74AHC2G126; 74AHCT2G126

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

The 74LVC1G11 provides a single 3-input AND gate.

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74LV393 Dual 4-bit binary ripple counter

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74LVU General description. 2. Features. 3. Applications. Hex inverter

8-bit binary counter with output register; 3-state

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

Dual 2-to-4 line decoder/demultiplexer

74LV General description. 2. Features. 8-bit addressable latch

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74HC594; 74HCT bit shift register with output register

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

Dual JK flip-flop with reset; negative-edge trigger

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74AHC1G14; 74AHCT1G14

74HC238; 74HCT to-8 line decoder/demultiplexer

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC126; 74HCT126. Quad buffer/line driver; 3-state

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

Octal D-type transparent latch; 3-state

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

74HC03-Q100; 74HCT03-Q100

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

Transcription:

Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance with JEDEC standard no. 7. The is a quad bus transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The is designed for 4-line asynchronous 2-way data communications between data buses. The output enable inputs (OE and OEB) can be used to isolate the buses. The is similar to the 74HC242 but has non-inverting (true) outputs. Non-inverting 3-state outputs 2-way asynchronous data bus communication Low-power dissipation Complies with JEDEC standard no. 7 ESD protection: HBM EI/JESD22-114-B exceeds 2000 V MM EI/JESD22-115- exceeds 200 V. Multiple package options Specified from 40 C to+80 C and from 40 C to +125 C.

3. Quick reference data 4. Ordering information Table 1: Quick reference data GND = 0 V; T amb =25 C; t r =t f = 6 ns. Symbol Parameter Conditions Min Typ Max Unit t PHL, t PLH propagation delay n to Bn; C L = 15 pf; V CC = 5 V - 6 - ns Bn to n C I input capacitance - 3.5 - pf C I/O input/output capacitance - 10 - pf C PD power dissipation capacitance per transceiver V I = GND to V CC [1] - 26 - pf [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Table 2: Type number Ordering information Package Temperature range Name Description Version N 40 C to +125 C DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1 D 40 C to +125 C SO14 plastic small outline package; 14 leads; SOT108-1 body width 3.9 mm DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 Product data sheet Rev. 03 12 November 2004 2 of 17

5. Functional diagram 13 1 OEB OE ENBLE EXITING 3 0 B0 11 4 1 B1 10 5 2 B2 9 6 3 B3 8 001aab953 Fig 1. Functional diagram OEB 13 OE 1 ENBLE EXITING 13 1 EN1 EN2 0 3 B0 11 1 3 4 2 11 10 3 6 B3 8 5 6 9 8 001aab950 001aab951 Fig 2. Logic symbol Fig 3. IEC logic symbol Product data sheet Rev. 03 12 November 2004 3 of 17

6. Pinning information 6.1 Pinning OE 1 14 V CC n.c. 2 13 OEB 0 3 12 n.c. 1 4 243 11 B0 2 5 10 B1 3 6 9 B2 GND 7 8 001aab948 B3 Fig 4. Pin configuration 6.2 Pin description Table 3: Pin description Symbol Pin Description OE 1 output enable input (active LOW) n.c. 2 not connected 0 3 data input or output 1 4 data input or output 2 5 data input or output 3 6 data input or output GND 7 ground (0 V) B3 8 data output or input B2 9 data output or input B1 10 data output or input B0 11 data output or input n.c. 12 not connected OEB 13 output enable input V CC 14 positive supply voltage Product data sheet Rev. 03 12 November 2004 4 of 17

7. Functional description 8. Limiting values 7.1 Function table Table 4: Function table [1] Control [1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state. Input or output OE OEB n Bn L L input B = H L Z Z L H Z Z H H = B input Table 5: Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input diode current V I < 0.5 V or V I >V CC + 0.5 V - ±20 m I OK output diode current V O < 0.5 V or - ±20 m V O >V CC + 0.5 V I O output source or sink V O = 0.5 V to V CC + 0.5 V - ±35 m current I CC, I GND V CC or GND current - ±70 m T stg storage temperature 65 +150 C P tot power dissipation DIP14 package [1] - 750 mw SO14 and SSOP16 packages [2] - 500 mw [1] bove 70 C: P tot derates linearly with 12 mw/k. [2] bove 70 C: P tot derates linearly with 8 mw/k. Product data sheet Rev. 03 12 November 2004 5 of 17

9. Recommended operating conditions Table 6: 10. Static characteristics Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t r, t f input rise and fall V CC = 2.0 V - - 1000 ns times V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns T amb ambient temperature 40 - +125 C Table 7: Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb =25 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 1.2 - V V CC = 4.5 V 3.15 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-level input voltage V CC = 2.0 V - 0.8 0.5 V V CC = 4.5 V - 2.1 1.35 V V CC = 6.0 V - 2.8 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 2.0 - V I O = 20 µ; V CC = 4.5 V 4.4 4.5 - V I O = 20 µ; V CC = 6.0 V 5.9 6.0 - V I O = 6.0 m; V CC = 4.5 V 3.98 4.32 - V I O = 7.8 m; V CC = 6.0 V 5.48 5.81 - V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 2.0 V - 0 0.1 V I O =20µ; V CC = 4.5 V - 0 0.1 V I O =20µ; V CC = 6.0 V - 0 0.1 V I O = 6.0 m; V CC = 4.5 V - 0.15 0.26 V I O = 7.8 m; V CC = 6.0 V - 0.16 0.26 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±0.1 µ I OZ 3-state OFF-state current V I =V IH or V IL ; V CC = 6.0 V; - - ±0.5 µ V O =V CC or GND I CC quiescent supply current V I =V CC or GND; I O =0; - - 8.0 µ V CC = 6.0 V C I input capacitance - 3.5 - pf C I/O input/output capacitance - 10 - pf Product data sheet Rev. 03 12 November 2004 6 of 17

Table 7: Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 - - V I O = 20 µ; V CC = 4.5 V 4.4 - - V I O = 20 µ; V CC = 6.0 V 5.9 - - V I O = 6.0 m; V CC = 4.5 V 3.84 - - V I O = 7.8 m; V CC = 6.0 V 5.34 - - V V OL LOW-level output voltage V I =V IH or V IL I O =20µ; V CC = 2.0 V - - 0.1 V I O =20µ; V CC = 4.5 V - - 0.1 V I O =20µ; V CC = 6.0 V - - 0.1 V I O = 6.0 m; V CC = 4.5 V - - 0.33 V I O = 7.8 m; V CC = 6.0 V - - 0.33 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µ I OZ 3-state OFF-state current V I =V IH or V IL ; V CC = 6.0 V; - - ±5.0 µ V O =V CC or GND I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 6.0 V - - 80 µ T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 2.0 V 1.5 - - V V CC = 4.5 V 3.15 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - - 1.35 V V CC = 6.0 V - - 1.8 V V OH HIGH-level output voltage V I =V IH or V IL - I O = 20 µ; V CC = 2.0 V 1.9 - - V I O = 20 µ; V CC = 4.5 V 4.4 - - V I O = 20 µ; V CC = 6.0 V 5.9 - - V I O = 6.0 m; V CC = 4.5 V 3.7 - - V I O = 7.8 m; V CC = 6.0 V 5.2 - - V Product data sheet Rev. 03 12 November 2004 7 of 17

Table 7: Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OL LOW-level output voltage V I =V IH or V IL - I O =20µ; V CC = 2.0 V - - 0.1 V I O =20µ; V CC = 4.5 V - - 0.1 V I O =20µ; V CC = 6.0 V - - 0.1 V I O = 6.0 m; V CC = 4.5 V - - 0.4 V I O = 7.8 m; V CC = 6.0 V - - 0.4 V I LI input leakage current V I =V CC or GND; V CC = 6.0 V - - ±1.0 µ I OZ 3-state OFF-state current V I =V IH or V IL ; V CC = 6.0 V; - - ±10.0 µ V O =V CC or GND I CC quiescent supply current V I =V CC or GND; I O =0; V CC = 6.0 V - - 160 µ 11. Dynamic characteristics Table 8: Dynamic characteristics GND = 0 V; t r =t f = 6 ns; C L = 50 pf; R L = 1000 Ω; see Figure 8. Symbol Parameter Conditions Min Typ Max Unit T amb = 25 C t PHL, t PLH propagation delay n to Bn; Bn to n see Figure 5 V CC = 2.0 V - 22 90 ns V CC = 4.5 V - 8 18 ns V CC = 6.0 V - 6 15 ns V CC = 5.0 V; C L =15pF - 6 - ns t PZH, t PZL 3-state output enable time OE to n or Bn; OEB to n or Bn see Figure 6 and 7 V CC = 2.0 V - 50 150 ns V CC = 4.5 V - 18 30 ns V CC = 6.0 V - 14 26 ns t PHZ, t PLZ 3-state output disable time OE to n or Bn; OEB to n or Bn see Figure 6 and 7 V CC = 2.0 V - 61 165 ns V CC = 4.5 V - 22 33 ns V CC = 6.0 V - 18 28 ns t THL, t TLH output transition time see Figure 5 V CC = 2.0 V - 14 60 ns V CC = 4.5 V - 5 12 ns V CC = 6.0 V - 4 10 ns C PD power dissipation capacitance per transceiver V I = GND to V CC [1] - 26 - pf T amb = 40 C to +85 C t PHL, t PLH propagation delay n to Bn; Bn to n see Figure 5 V CC = 2.0 V - - 115 ns V CC = 4.5 V - - 23 ns V CC = 6.0 V - - 20 ns Product data sheet Rev. 03 12 November 2004 8 of 17

Table 8: Dynamic characteristics continued GND = 0 V; t r =t f = 6 ns; C L = 50 pf; R L = 1000 Ω; see Figure 8. Symbol Parameter Conditions Min Typ Max Unit t PZH, t PZL 3-state output enable time OE to n or Bn; OEB to n or Bn [1] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+ (C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. see Figure 6 and 7 V CC = 2.0 V - - 190 ns V CC = 4.5 V - - 38 ns V CC = 6.0 V - - 33 ns t PHZ, t PLZ 3-state output disable time OE to n or Bn; see Figure 6 and 7 OEB to n or Bn V CC = 2.0 V - - 205 ns V CC = 4.5 V - - 41 ns V CC = 6.0 V - - 35 ns t THL, t TLH output transition time see Figure 5 V CC = 2.0 V - - 75 ns V CC = 4.5 V - - 15 ns V CC = 6.0 V - - 13 ns T amb = 40 C to +125 C t PHL, t PLH propagation delay n to Bn; Bn to n see Figure 5 V CC = 2.0 V - - 135 ns V CC = 4.5 V - - 27 ns V CC = 6.0 V - - 23 ns t PZH, t PZL 3-state output enable time OE to n or Bn; see Figure 6 and 7 OEB to n or Bn V CC = 2.0 V - - 225 ns V CC = 4.5 V - - 45 ns V CC = 6.0 V - - 38 ns t PHZ, t PLZ 3-state output disable time OE to n or Bn; see Figure 6 and 7 OEB to n or Bn V CC = 2.0 V - - 250 ns V CC = 4.5 V - - 50 ns V CC = 6.0 V - - 43 ns t THL, t TLH output transition time see Figure 5 V CC = 2.0 V - - 90 ns V CC = 4.5 V - - 18 ns V CC = 6.0 V - - 15 ns Product data sheet Rev. 03 12 November 2004 9 of 17

12. Waveforms n, Bn input V M t PHL t PLH Bn, n output V M t THL t TLH 001aab955 V M = 0.5 V I. Fig 5. Waveforms showing the input (n and Bn) to output (Bn and n) propagation delays and the output transition times t r t f OE input 10 % 90 % V M t PLZ t PZL output LOW to OFF OFF to LOW 10 % V M output HIGH to OFF OFF to HIGH t PHZ 90 % t PZH V M outputs enabled outputs disabled outputs enabled 001aab959 V M = 0.5 V I. Fig 6. Waveforms showing the 3-state enable and disable times for input OE Product data sheet Rev. 03 12 November 2004 10 of 17

t r t f OEB input 90 % V M 10 % t PLZ t PZL output LOW to OFF OFF to LOW 10 % V M output HIGH to OFF OFF to HIGH t PHZ 90 % t PZH V M outputs enabled outputs disabled outputs enabled 001aab956 Fig 7. V M = 0.5 V I. Waveforms showing the 3-state enable and disable times for input OEB PULSE GENERTOR V I V CC D.U.T. V O S 1 RL = 1000 Ω V CC open GND RT C L mna232 Fig 8. Test data is given in Table 9. Definitions for test circuit: R L = Load resistor. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. Load circuitry for switching times Table 9: Test data Supply Input Load S 1 V CC V I t r = t f C L R L t PZL, t PLZ t PZH, t PHZ t PHL, t PLH 2.0 V V CC 6 ns 50 pf 1 kω V CC GND open 4.5 V V CC 6 ns 50 pf 1 kω V CC GND open 6.0 V V CC 6 ns 50 pf 1 kω V CC GND open 5.0 V V CC 6 ns 15 pf 1 kω V CC GND open Product data sheet Rev. 03 12 November 2004 11 of 17

13. Package outline DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane 2 L 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E 1 7 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.13 0.068 0.044 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2.2 0.087 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT27-1 050G04 MO-001 SC-501-14 99-12-27 03-02-13 Fig 9. Package outline SOT27-1 (DIP14) Product data sheet Rev. 03 12 November 2004 12 of 17

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E X c y H E v M Z 14 8 Q pin 1 index 2 1 ( ) 3 θ L p 1 7 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1.75 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.069 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 8.75 8.55 0.35 0.34 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 4.0 3.8 0.16 0.15 1.27 0.05 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT108-1 076E06 MS-012 99-12-27 03-02-19 Fig 10. Package outline SOT108-1 (SO14) Product data sheet Rev. 03 12 November 2004 13 of 17

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 D E X c y H E v M Z 14 8 Q 2 1 ( ) 3 pin 1 index 1 7 L detail X L p θ e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H E L L p Q v w y Z(1) max. mm 2 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 6.4 6.0 5.4 5.2 7.9 1.03 0.9 0.65 1.25 0.2 7.6 0.63 0.7 0.13 0.1 1.4 0.9 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT337-1 MO-150 99-12-27 03-02-19 Fig 11. Package outline SOT337-1 (SSOP14) Product data sheet Rev. 03 12 November 2004 14 of 17

14. Revision history Table 10: Revision history Document ID Release Data sheet status Change notice Doc. number Supersedes date _3 20041112 Product data sheet - 9397 750 13808 74HC_HCT243_CNV_2 Modifications: The format of this data sheet has been redesigned to comply with the current presentation and information standard of Philips Semiconductors. Removed type number 74HCT243. Inserted family specification. 74HC_HCT243_CNV_2 19970828 Product specification - - 74HC_HCT243_1 74HC_HCT243_1 19901201 Product specification - - - Product data sheet Rev. 03 12 November 2004 15 of 17

15. Data sheet status Level Data sheet status [1] Product status [2] [3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 16. Definitions 17. Disclaimers Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 18. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com Product data sheet Rev. 03 12 November 2004 16 of 17

19. Contents 1 General description...................... 1 2 Features............................... 1 3 Quick reference data..................... 2 4 Ordering information..................... 2 5 Functional diagram...................... 3 6 Pinning information...................... 4 6.1 Pinning............................... 4 6.2 Pin description......................... 4 7 Functional description................... 5 7.1 Function table.......................... 5 8 Limiting values.......................... 5 9 Recommended operating conditions........ 6 10 Static characteristics..................... 6 11 Dynamic characteristics.................. 8 12 Waveforms............................ 10 13 Package outline........................ 12 14 Revision history........................ 15 15 Data sheet status....................... 16 16 Definitions............................ 16 17 Disclaimers............................ 16 18 Contact information.................... 16 Koninklijke Philips Electronics N.V. 2004 ll rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 12 November 2004 Document number: 9397 750 13808 Published in The Netherlands

Mouser Electronics uthorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: NXP: D,112 DB,112 DB,118 D,118 N,652