Prediction of Stochastic Eye Diagrams via IC Equivalents and Lagrange Polynomials

Similar documents
Application of Taylor Models to the Worst-Case Analysis of Stripline Interconnects

Accounting for Variability and Uncertainty in Signal and Power Integrity Modeling

Broadband Electromagnetic and Stochastic Modelling and Signal Analysis of Multiconductor Interconnections

Fast Numerical Methods for Stochastic Computations

Combined FDTD/Macromodel Simulation of Interconnected Digital Devices

Variation-aware Modeling of Integrated Capacitors based on Floating Random Walk Extraction

Spectral Representation of Random Processes

An ME-PC Enhanced HDMR Method for Efficient Statistical Analysis of Multiconductor Transmission Line Networks

Enforcement Passivity. Frequency Data. Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li. Asian IBIS Summit, Taipei, Taiwan November 12, 2010

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. XX, XX

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

DISCRETE CONTROLLED PRE-DRIVER FIR MODEL FOR HYBRID IBIS MODEL AMS SIMULATION MAY 09, 2015, TURIN, ITALY

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

Time Domain Modeling of Lossy Interconnects

Review of Polynomial Chaos-Based Methods for Uncertainty Quantification in Modern Integrated Circuits. and Domenico Spina

Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model

Uncertainty Propagation and Global Sensitivity Analysis in Hybrid Simulation using Polynomial Chaos Expansion

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. XX, XX

Computation of Integrated Circuit Interconnect Capacitances

Efficient Numerical Modeling of Random Rough Surface Effects in Interconnect Internal Impedance Extraction

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 7, JULY

Uncertainty Quantification in MEMS

3-D INTEGRATED circuits (3-D ICs) have regained the

Hyperbolic Polynomial Chaos Expansion (HPCE) and its Application to Statistical Analysis of Nonlinear Circuits

SENSITIVITY ANALYSIS IN NUMERICAL SIMULATION OF MULTIPHASE FLOW FOR CO 2 STORAGE IN SALINE AQUIFERS USING THE PROBABILISTIC COLLOCATION APPROACH

Politecnico di Torino. Porto Institutional Repository

Role of Computer Experiment

Steps in Uncertainty Quantification

Introduction to Uncertainty Quantification in Computational Science Handout #3

Variation-Aware Interconnect Extraction using Statistical Moment Preserving Model Order Reduction

The Wire EE141. Microelettronica

Statistical approach in complex circuits by a wavelet based Thevenin s theorem

Process-variation-aware electromagnetic-semiconductor coupled simulation

Algorithms for Uncertainty Quantification

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

BLACK-BOX MODELING OF DIGITAL DEVICES

IEEE TRANSACTIONS ON ADVANCED PACKAGING 1

Microwave Engineering 3e Author - D. Pozar

Simulating with uncertainty : the rough surface scattering problem

EFFICIENT SHAPE OPTIMIZATION USING POLYNOMIAL CHAOS EXPANSION AND LOCAL SENSITIVITIES

Reduced-Order Models of Finite Element Approximations of Electromagnetic Devices Exhibiting Statistical Variability

Improving Power Delivery Networks (PDNs) Using Polyimide-based Thin Laminates

8 STOCHASTIC SIMULATION

ASME 2013 IDETC/CIE 2013 Paper number: DETC A DESIGN ORIENTED RELIABILITY METHODOLOGY FOR FATIGUE LIFE UNDER STOCHASTIC LOADINGS

Transmission Lines. Author: Michael Leddige

EE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis

Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines

B. H. Jung Department of Information and Communication Engineering Hoseo University Asan, Chungnam , Korea

Efficient Analysis of Geometrical Uncertainty in the FDTD Method Using Polynomial Chaos With Application to Microwave Circuits

EE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires

Sequential Importance Sampling for Rare Event Estimation with Computer Experiments

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

CS 450 Numerical Analysis. Chapter 8: Numerical Integration and Differentiation

Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards

Electrical Characterization of 3D Through-Silicon-Vias

Safety Envelope for Load Tolerance and Its Application to Fatigue Reliability Design

The Linear-Feedback Shift Register

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Lecture Note 3: Interpolation and Polynomial Approximation. Xiaoqun Zhang Shanghai Jiao Tong University

Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.

Applied Numerical Analysis Quiz #2

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

EECS 151/251A Spring 2018 Digital Design and Integrated Circuits. Instructors: Nick Weaver & John Wawrzynek. Lecture 12 EE141

Itanium TM Processor Clock Design

SINCE the early 1990s, static-timing analysis (STA) has

Dimension-adaptive sparse grid for industrial applications using Sobol variances

Slow Growth for Gauss Legendre Sparse Grids

SCSI Connector and Cable Modeling from TDR Measurements

Performance Comparison of the SGM and the SCM in EMC Simulation

EE141-Spring 2007 Digital Integrated Circuits. Administrative Stuff. Last Lecture. Wires. Interconnect Impact on Chip. The Wire

ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS

OPTIMAL DESIGN INPUTS FOR EXPERIMENTAL CHAPTER 17. Organization of chapter in ISSO. Background. Linear models

Beyond Wiener Askey Expansions: Handling Arbitrary PDFs

A Polynomial Chaos Approach to Robust Multiobjective Optimization

Performance Evaluation of Generalized Polynomial Chaos

Analytical Non-Linear Uncertainty Propagation: Theory And Implementation

A Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial CAD Tool Implementation

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis

4. Numerical Quadrature. Where analytical abilities end... continued

Application of Optimization Methods and Edge AI

Jim Lambers MAT 460/560 Fall Semester Practice Final Exam

NONUNIFORM multiconductor transmission

Polynomial chaos expansions for structural reliability analysis

Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies

Extension of the Sparse Grid Quadrature Filter

PI3B V, Dual 4:1 Mux/DeMux NanoSwitch

SOLVING POWER AND OPTIMAL POWER FLOW PROBLEMS IN THE PRESENCE OF UNCERTAINTY BY AFFINE ARITHMETIC

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Numerical Mathematics

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

However, reliability analysis is not limited to calculation of the probability of failure.

A New Approach for Computation of Timing Jitter in Phase Locked Loops

Interconnect s Role in Deep Submicron. Second class to first class

. Frobenius-Perron Operator ACC Workshop on Uncertainty Analysis & Estimation. Raktim Bhattacharya

STATISTICAL analog-to-digital converters (ADCs) refer

Multilevel stochastic collocations with dimensionality reduction

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Polynomial-Chaos Uncertainty Modeling in Eddy-Current Inspection of Cracks

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

Transcription:

Prediction of Stochastic Eye Diagrams via IC Equivalents and Lagrange Polynomials Paolo Manfredi, Igor S. Stievano, Flavio G. Canavero Department of Electronics and Telecommunications (DET) Politecnico di Torino, Italy paolo.manfredi@polito.it

Motivation The increasing miniaturization is stressing the impact of process variations on system performance K.J. Kuhn et al., "Process technology variation," IEEE Trans. Electron Devices, vol. 58, no. 8, Aug. 2011 Circuit waveforms no longer have a deterministic description 2

Impact of process variations on data links Process variations + uncontrolled parameters affect the properties of both ICs and interconnections (connectors + lines) Different IC samples have different driving strengths Etching process impact on line characteristic impedance (Z0) Substrate quality affects propagation delay (TD) etc. A statistical assessment of system performance is necessary 3

Stochastic eye pattern Interconnect performance usually assessed via eye pattern Due to variability, different fabricated devices will have different eye properties Width, height? Eye properties more suitably described as random variables 4

Monte Carlo simulation The traditional approach uses bruteforce sampling-based methods, such as Monte Carlo analysis 1. Identify random parameters and their distribution 2. Generate a set of random samples according to their distribution 3. Perform a deterministic simulation for the scenario associated to 5 each sample 4. Aggregate and analyze results to obtain statistical information Inefficient for eye patterns because of 1. Large number of runs 2. Length of bit streams 3. Complexity of models 5

Monte Carlo analysis e.g., single run with transistorlevel simulation requires mins 1000-bit stream with Gaussian jitter 10 000 simulations days IC equivalents [1] make the Monte Carlo analysis possible 1% accuracy i( t) w ( t) i ( v( t), t) w ( t) i ( v( t), t) H H L L 10 000 simulations 16 h Further improvements are still desirable [1] I.S. Stievano, I.A. Maio, F.G. Canavero, C. Siviero, "Reliable eye-diagram analysis of data links via device macromodels," IEEE Transactions on Advanced Packaging, vol. 29, no. 1, pp. 31 38, Feb. 2006 6

Lagrange interpolation Clever solution via the combination of IC models + Lagrange interpolation random variable ξ 01011 e.g., eye opening y t, ξ φ k : Lagrange polymomial y k = y(t, ξ k ) y y 0 φ 0 + y 1 φ 1 + 7

Choice of the interpolation points Several rules can be used for the generation of an optimal (low) number of interpolation points E.g., zeros of classical polynomals orthogonal to the distribution function (see Gaussian quadrature rules ) Uniform variability Legendre polynomials Gaussian variability Hermite polynomials Multidimensional interpolation: tensor product rule For large grid sizes, sparse grids 8

Application example Point-to-point interconnect: driver + interconnections + receiver Driver: IC equivalent i( t) w H ( t) i w ( t) i L H L ( v( t), t) ( v( t), t) LC model Microstrip traces Receiver: RC circuit + clamp diodes 9

Process variability Process variations affect for instance Driver strength out Trace width (etching process) time Substrate relative permittivity (material quality) Modeled as independent Gaussian random variables 10

Eye pattern Prediction of statistical fluctuation of eye pattern parameters:?? How does the opening vary among different devices? 11

Eye vertical opening (height) Probability distribution of eye height Monte Carlo Lagrange interpolation 99% probability opening: h: p H > h = 99% method h % error Monte Carlo 2.0666 V - Lagrange interp. 2.0652 V 0.07% 12

Eye horizontal opening (width) Probability distribution of eye width Monte Carlo Lagrange interpolation 99% probability opening: w: p W > w = 99% method w % error Monte Carlo 2.4337 ps - Lagrange interp. 2.4321 ps 0.07% 13

Eye opening profile (mask) 99%-confidence level opening mask Monte Carlo Lagrange interpolatation There is only a 1% chance the response will intersect the red area!! 14

Efficiency assessment Monte Carlo convergence rate is 1 N N ~ 10k For a clever choice of the interpolation points, Lagrange interpolation requires a small subset of responses, i.e. Proposed example: N LAGRANGE N MONTE CARLO Method Samples Simulation Speed-up Monte Carlo 10 000 16 hours - Lagrange interp. 64 5 min 47 s 160x 15

Conclusions Effective solution for the statistical assessment of eye patterns in high-speed links affected by process-induced variability Fast analysis via combination of IC equivalents and stochastic Lagrange interpolation Inclusion of multiple random variables Quantitative prediction (e.g., PDF) of the influence of process variability on the circuit performance Improved efficiency, good accuracy Thank you for your attention!! 16

Q&A 17

Choice of the interpolation points interpolation H, W Postprocessing Postprocessing H, W interpolation 18