Analysis and Design of Differential LNAs with On-Chip Transformers in 65-nm CMOS Technology

Similar documents
Advantages of Using CMOS

Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor

Characteristics of Passive IC Devices

Low Noise Amplifiers. Prepared by: Heng Zhang. ECEN 665 (ESS) : RF Communication Circuits and Systems

SPIRAL and RF-PASS Three Dimensional Design and Analysis Tools for RF Integrated Circuits

Characteristic of Capacitors

Accurate Modeling of Spiral Inductors on Silicon From Within Cadence Virtuoso using Planar EM Simulation. Agilent EEsof RFIC Seminar Spring 2004

EMC Considerations for DC Power Design

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

A Multi-Line De-Embedding Technique for mm-wave CMOS Circuits

Analysis of Phase Noise Degradation Considering Switch Transistor Capacitances for CMOS Voltage Controlled Oscillators

High Speed Communication Circuits and Systems Lecture 4 Generalized Reflection Coefficient, Smith Chart, Integrated Passive Components

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Distributed SPICE Circuit Model for Ceramic Capacitors

An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range

Introduction to CMOS RF Integrated Circuits Design

Electrical and Thermal Packaging Challenges for GaN Devices. Paul L. Brohlin Texas Instruments Inc. October 3, 2016

DISCRETE SEMICONDUCTORS DATA SHEET. BLF245 VHF power MOS transistor

Case Study: Parallel Coupled- Line Combline Filter

Preamplifier in 0.5µm CMOS

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

AC Circuits Homework Set

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

DISCRETE SEMICONDUCTORS DATA SHEET. BLF246 VHF power MOS transistor Oct 21. Product specification Supersedes data of September 1992

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

Circuit Topologies & Analysis Techniques in HF ICs

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

THE INVERTER. Inverter

Benefits of Stacked-Wafer Capacitors for High-Frequency Buck Converters

ECE 202 Fall 2013 Final Exam

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

Graser User Conference Only

The Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

POWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn

Lecture 14 Date:

On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Power Distribution Network Design for High-Speed Printed Circuit Boards

Lowpass L Matching Network Designer

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Special Aspects on Non-Magnetic Current Sensing Techniques

Sinusoidal Steady State Analysis (AC Analysis) Part I

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Class E Design Formulas V DD

Annexure-I. network acts as a buffer in matching the impedance of the plasma reactor to that of the RF

ES51919/ES51920 LCR meter chipset

Design Equations for Spiral and Scalable Cross Inductors on 0.35 μm CMOS Technology

Module 4. Single-phase AC circuits. Version 2 EE IIT, Kharagpur

Frequency Bands. ω the numeric value of G ( ω ) depends on the frequency ω of the basis

mywbut.com Lesson 16 Solution of Current in AC Parallel and Seriesparallel

Spectral Analysis of Noise in Switching LC-Oscillators

Lecture 21: Packaging, Power, & Clock

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

PT W/CH Stereo Filter-free Class-D Audio Power Amplifier

Lecture 6: Impedance (frequency dependent. resistance in the s- world), Admittance (frequency. dependent conductance in the s- world), and

Electrical Characterization of 3D Through-Silicon-Vias

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

DISCRETE SEMICONDUCTORS DATA SHEET. BLF543 UHF power MOS transistor

Very Large Scale Integration (VLSI)

PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce

1 Phasors and Alternating Currents

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

DISCRETE SEMICONDUCTORS DATA SHEET. BLF145 HF power MOS transistor

DISCRETE SEMICONDUCTORS DATA SHEET. BLU99 BLU99/SL UHF power transistor

ECE 255, Frequency Response

Which way for Wireless Power: High Q or High k? Bruce Long, John Miller, Andrew Daga, and Peter Schrafel Momentum Dynamics

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Electronic Circuits Summary

How Resonant Structures Affect Power Distribution Networks and Create Emissions.

Power Consumption in CMOS CONCORDIA VLSI DESIGN LAB

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

Layout-Optimization of Power-Devices. Frederik Vanaverbeke, J. Das, H. Oprins, J. Derluyn, M. Germain, W. De Raedt

ECEN 326 Electronic Circuits

Topics to be Covered. capacitance inductance transmission lines

DISCRETE SEMICONDUCTORS DATA SHEET. BLW33 UHF linear power transistor

Optimization of 2D and 3D MIM Capacitors Design for High Frequency Applications using QUEST

A 51pW Reference-Free Capacitive-Discharging Oscillator Architecture Operating at 2.8Hz. Sept Hui Wang and Patrick P.

R m. Radio-frequency capacitance spectroscopy of metallic nanoparticles: Supplementary Material

Interconnect s Role in Deep Submicron. Second class to first class

CE/CS Amplifier Response at High Frequencies

EE221 Circuits II. Chapter 14 Frequency Response

Transmission Lines. Author: Michael Leddige

DC and AC Impedance of Reactive Elements

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

Exact Analysis of a Common-Source MOSFET Amplifier

PURPOSE: See suggested breadboard configuration on following page!

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

EE221 Circuits II. Chapter 14 Frequency Response

6.1 Introduction

UPC. 5. Properties and modeling of onchip Power Distribution Networks. Decoupling capacitance

ECE 497 JS Lecture - 12 Device Technologies

Amplifiers, Source followers & Cascodes

MMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90

DISCRETE SEMICONDUCTORS DATA SHEET. BLF521 UHF power MOS transistor

DISCRETE SEMICONDUCTORS DATA SHEET. BLW96 HF/VHF power transistor

Transcription:

Analysis and Design of Differential LNAs with On-Chip Transformers in 65-nm CMOS Technology Takao Kihara, Shigesato Matsuda, Tsutomu Yoshimura Osaka Institute of Technology, Japan June 27, 2016

2 / 16 Outline Background Analysis of Differential LNAs with On-Chip Transformer Differential Common-Source (CS) LNA Differential Common-Gate (CG) LNA Design Considerations and Comparison Simulation Schematic Simulated Results Comparison Summary

Wearable devices with Bluetooth Low Energy (BLE) have required small-size RF modules Background Single-ended input/ output RF transceivers reduce PCB area RF2541 BLE Module (NiceRF Wireless Technology) Challenges: On-chip balun LNAs often employ differential topologies On-chip transformer / OUT GND Chip Transformer (balun) provides single-to-differential conversion greatly influences the LNA peformances: input impedance, gain, and noise figure Differential LNA 3 / 16

4 / 16 Objectives Analyze influences of transformer on Inductively-degenerated CS LNA (widely used) Cross-coupled CG LNA Analytical expressions Input impedance Current gain Noise figure Design considerations Required Q and L of inductors in transformer Comparison of topologies

5 / 16 Input Impedance of Transformer Loaded with LNA i 1 i 2 1 : n sl 1 sl 2 L 1 L 2 Z in,dif,lna smi 2 smi 1 Zin,dif,lna Z in,trans R 1 R 2 Input impedance of differential LNA without transformer, Z in,di f,lna Mutual inductance, M (= nkl 1 ), and coupling factor, k Parasitic resistances (R i = ω 0 L i /Q i, i = 1, 2) included ( jωnkl 1 ) 2 Z in,trans = R 1 + jωl 1 R 2 + jωn 2 L 1 + Z in,di f,lna

Input Impedance of Differential CS LNA Additional capacitors (C 1, C 2 ) resonate with inductors (L 1, L 2 and L s ) at operating frequency, ω 0 C 1 OUT_P C L L L L L V DD OUT_N C L Z in,cs = R 1 + ω2 0 n2 k 2 L1 2 R 2 + 2ω T L, s g m ω T = C gs + C 2 C 2 L 1 Z in,cs L 2 L s L s C 2 2ω T L s: Real part of input impedance of differential CS LNA without transformer, conventionally set to 50 Ω. For a larger L 1, we have to increase 2ω T L s accordingly to achieve input impedance matching. 6 / 16

7 / 16 Current Gain and NF of Differential CS LNA i 1 =v s / 2R s smi 1 / (R 2 +2w T 'L s ) sl 1 sl 2 v gs1 g m1 v gs1 smi 2 smi 1 s (C gs1 + C 2 ) 2sL s R 1 R 2 v gs2 g m2 v gs2 Current gain and noise factor: α cs = g m v gs1 v s /2R s = g m sm s(c gs + C 2 )(R 2 + 2ω T L s) = ω T nkl 1 R 2 + 2ω T L, s F cs = 1 + F R1 + F R2 + F RLs + γ 2R s g m R s + 2α 2 cs Current gain (α cs ) influences noise figure. α 2 csr eq,ll

8 / 16 Input Impedance of Differential CG LNA Additional capacitors (C 2 ) resonate with inductors (L 1 and L 2 ) at ω 0 OUT_P L L L L V DD OUT_N Equivalent resistance of LC tank (L 2, C 2 and C gs ): R eq,l2 = Q 2 2 R 2 Input admittance of CG LNA without transformer: g m + 1/R eq,l2 C L L 1 L 2 Z in,cg C 2 C C C 2 C L Z in,cg R 1 + k 2 n 2 ( g m + 1/R eq,l2 ), where k 2 1.

Current Gain and NF of Differential CG LNA i 1 =v s / 2R s sl 1 sl 2 g m1 v gs smi 2 smi 1 v gs 2s(C gs + C 2 ) R 1 R 2 g m2 v gs Current gain and noise factor: α cg = g m v gs1 sm v s /2R s = R 2 +sl 2 g m 1 R 2 +sl 2 + g m + 2s(C gs + C 2 ) F cg = 1 + F R1 + F R2 + γ 2α 2 cg g m R s + 2R s α 2 cgr eq,ll. kg m n ( g m + 1/R eq,l2 ), Dependence of α on transformer design parameters (L and Q) provides us useful information 9 / 16

10 / 16 Calculated Current Gain (α cs and α cg ) vs. L 1 and CS LNA α cs = ω T nkl 1 R 2 + 2ω T L s CG LNA kg m α cg = n ( ) g m + 1/R eq,l2 α cs, α cg 0.9 0.85 0.8 =8 0.75 =6 0.7 =4 0.65 α cs α cg =8 =6 =4 0.6 0.55 Increasing Q i results in higher current gains f 0 =2.45 GHz, g m =17 ms, γ=1 n=0.92, k=0.90, Q Ls =6 C c =10 pf, R eq,ll =380 Ω 0.5 2 2.5 3 3.5 4 4.5 5 L 1 [nh] α cs has the maximum value (around L 1 = 2.6 nh), while α cg increases as L 1 increases CG LNA obtains a higher current gain for L 1 > 3.5 nh

11 / 16 Calculated NF vs. L 1 and F cs =1 + F R1 + F R2 + F RLs + γ + 2α 2 cs 2R s α 2 csr eq,ll, F cg = 1 + F R1 + F R2 + γ g m R s + 2α 2 cg 2R s α 2 cgr eq,ll. g m R s NF [db] 6.5 6 5.5 =4 Q 5 1 =6 Q 4.5 1 =8 Increasing Q i results in lower NFs Transformer with Q > 6 provides NF < 5 db f 0 =2.45 GHz, g m =17 ms, γ=1 n=0.92, k=0.90, Q Ls =6 C c =10 pf, R eq,ll =380 Ω NF cs NF cg =4 =6 =8 4 2 2.5 3 3.5 4 4.5 5 L 1 [nh] CG LNA has a lower NF than CS LNA for L 1 > 3.5 nh

12 / 16 Schematics (Half) of Differential CS and CG LNAs OUT_P 1.0 pf 0.8 pf 0.7 V 4.1 nh 72 mm 60 nm 48 mm 120 nm 4.1 nh 1.9 ma 72 mm 60 nm 48 mm 120 nm 0.7 V OUT_P 1.0 pf 510 mv 0.7 pf 1.8 nh 0.6 pf 10 pf 510 mv 1.9 ma Renesas Silicon-on-Thin-Buried Oxide (SOTB) 65-nm CMOS Frequency=2.45 GHz; Current consumption=3.8 ma@0.70 V

13 / 16 Layout of Transformer Structure Two inter-winding symmetric octagonal inductors Stacked with top three metal layers (1.7 µm in thickness) Outer diameter (d out ): 300 µm Metal width: 10 µm To LNA Characteristics@2.45 GHz (Simulated with Momentum) L 1 = 3.6 nh, L 2 = 3.1 nh = 5.7, Q 2 = 5.4 k = 0.91 GND

14 / 16 Simulated S 21 and NF of CS and CG LNAs 18 S 21 [db] 20 10 0 NF [db] 16 14 12 10 8 CS LNA CG LNA 10 CS LNA CG LNA 20 1 2 3 4 5 Frequency [GHz] 6 4 2 1 2 3 4 5 Frequency [GHz] CG LNA achieved a slightly higher gain and a lower NF ( S 21 = 20.9 db, NF = 4.55 db) than CS LNA ( S 21 = 20.4 db, NF = 5.18 db)

15 / 16 Comparison between Simulations and Calculations Transformer Simulated Calculated LNA d out L 1 S 11 S 21 NF S 21 NF [µm] [nh] [-] [db] [db] [db] [db] [db] Spec. - - - < 10 >20 <5 >20 <5 CS 300 3.6 5.7 27.2 20.4 5.18 21.0 4.80 360 5.3 6.2 25.8 20.7 5.53 20.8 4.78 CG 300 3.6 5.7 18.8 20.9 4.55 21.0 4.68 360 5.3 6.2 25.9 21.0 4.42 21.6 4.57 f 0 = 2.45 GHz, V DD = 0.7 V, I DD = 3.8 ma. f 0 = 2.45 GHz, g m = 17 ms, γ = 1, Q Ls = Q LL = 6, C c = 10 pf. Two transformers (d out =300, 360 µm) are used Calculated NFs of CS LNAs are slightly lower than simulations, due to parasitic capacitances of transformer Calculations of CG LNAs agree with simulations, because these capacitances can be considered as C gs

16 / 16 Summary Derived analytical expressions for differential CS and CG LNAs with on-chip transformers: Calculations agree well with simulations, except for NF of CS LNA CG LNA (with L >3.5 nh) achieves a higher gain and lower NF than CS LNA Presented design considerations: Minimum requirements for Q and L of transformer: Q >6 for NF >5 db and L >3.5 nh for CG LNA Significantly reduce the design efforts to differential LNAs with on-chip transformers.