Nanometer Ceria Slurries for Front-End CMP Applications, Extendable to 65nm Technology Node and Beyond

Similar documents
Slide 1 Raymond Jin, Adcon Lab, Inc.

Nano-sized ceria abrasive for advanced polishing applications in IC manufacturing

Developments in CMP and Impact on CMP Consumables

ECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha

Taurus-Topography. Topography Modeling for IC Technology

SPCC Department of Bio-Nano Technology and 2 Materials Science and Chemical Engineering, Hanyang University, Ansan, 15588, Republic of Korea.

UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices

Lecture 16 Chemical Mechanical Planarization

Chemical Mechanical Planarization

Microfabrication for MEMS: Part I

A Mechanical Model for Erosion in Copper Chemical-Mechanical Polishing

GENERAL ENGINEERING AND RESEARCH. Nano Capsule CMP Slurries: Enabling Localized Control of Chemical Exposure

A CONTACT-MECHANICS BASED MODEL FOR DISHING AND EROSION IN

Chapter 3 Basics Semiconductor Devices and Processing

Post Tungsten CMP Cleaner Development with Improved Organic and Particle Residue Removal on Silicon Nitride and Excellent Tungsten Compatibility

Dynamization evolution of Dry Etch Tools in Semiconductor Device Fabrication Gordon Cameron Intel Corp (November 2005)

CS 152 Computer Architecture and Engineering

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Feature Profile Evolution during Shallow Trench Isolation (STI) Etch in Chlorine-based Plasmas

Random Access Memory. DRAM & SRAM Design DRAM SRAM MS635. Dynamic Random Access Memory. Static Random Access Memory. Cell Structure. 6 Tr.

The Characterization of Nanoparticle Element Oxide Slurries Used in Chemical-Mechanical Planarization by Single Particle ICP-MS

Novel Approach of Semiconductor BEOL Processes Integration

EE141- Spring 2003 Lecture 3. Last Lecture

PARTICLE ADHESION AND REMOVAL IN POST-CMP APPLICATIONS

Surface Mediated Particle-particle Aggregation During CMP Slurry Delivery and Handling

Nanoimprint Lithography

EE143 LAB. Professor N Cheung, U.C. Berkeley

(12) United States Patent (10) Patent No.: US 6,365,505 B1

Chapter 8 Ion Implantation

Developer-soluble Gap fill materials for patterning metal trenches in Via-first Dual Damascene process

The Impact of EUV on the Semiconductor Supply Chain. Scotten W. Jones President IC Knowledge LLC

Effective Capacitance Enhancement Methods for 90-nm DRAM Capacitors

(22) Filed: Feb. 22, 2000 Primary Examiner-Carl Whitehead, Jr. 30 F Application O O P tv Dat. ASSistant Examiner Toniae M. Thomas

SHEAR THICKENING AND DEFECT FORMATION IN CHEMICAL MECHANICAL POLISHING SLURRIES

20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor

Simple and Accurate Models for Capacitance Increment due to Metal Fill Insertion

Lecture 0: Introduction

Holographic Characterization of Agglomerates in CMP Slurries

SHEAR THICKENING IN COLLOIDAL SILICA CHEMICAL MECHANICAL POLISHING SLURRIES

AZtec LayerProbe TM. Layer thickness and composition characterisation in the SEM. ...the ultimate non-destructive, high-resolution solution.

Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System Design

Christopher L. Borst Texas Instruments, Inc. Dallas, TX. William N. Gill Rensselaer Polytechnic Institute Troy, NY

Fiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

EE 434 Lecture 7. Process Technology

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

20 YEARS OF ANALYTICAL EXCELLENCE. A Quantum Global Technologies, LLC company

Impact of Modern Process Technologies on the Electrical Parameters of Interconnects

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Chapter 2. Design and Fabrication of VLSI Devices

Modeling and control of material removal and defectivity in chemical mechanical planarization

Administrative Stuff

Nanoparticle Technology. Dispersions in liquids: suspensions, emulsions, and foams ACS National Meeting April 9 10, 2008 New Orleans

Plasma Technology September 15, 2005 A UC Discovery Project

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.

QUANTIFICATION OF PARTICLE AGGLOMERATION DURING CHEMICAL MECHANICAL POLISHING OF METALS AND DIELECTRICS

INTERNATIONAL TECHNOLOGY ROADMAP SEMICONDUCTORS 2001 EDITION METROLOGY FOR

Optical Measurements of Critical Dimensions at Several Stages of the Mask Fabrication Process

The Coulter Principle for Outlier Detection in Highly Concentrated Solutions

課程名稱 : 微製造技術 Microfabrication Technology. 授課教師 : 王東安 Lecture 6 Etching

Model 2300XP PSL & Process-Particle Wafer Deposition System

MECHANICS, MECHANISMS, AND MODELING OF THE CHEMICAL MECHANICAL POLISHING PROCESS

Effect of Pump Induced Particle Agglomeration On CMP of Ultra Low k Dielectrics

Low Contact Resistance on p-sige Junctions with B / Ga Implants and Nanosecond Laser Anneal

HSG-IMIT Application AG

Effect of Soft Agglomerates on CMP Slurry Performance

ITRS, SEMI and ASTM Guidelines for Semiconductor Ultrapure Water (UPW) Production and the Consequences for UPW Particle Metrology

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Thin Film Transistors (TFT)

Measuring sub-50nm particle retention of UPW filters

Effect of Slurry Flow Rate on Tribological, Thermal, and Removal Rate Attributes of Copper CMP

INVESTIGATION OF A SPIN-ON DIELECTRIC AS AN INTERLAYER DIELECTRIC FOR THE MARVELL NANOFABRICATION LABORATORY CMOS210 BASELINE PROJECT

Yield. Economics. Victor Ovchinnikov. Chapters 36, 37

Objective: Competitive Low-Cost Thin-Film Varactor Technology. Integrated Monolithic Capacitors using Sputtered/MOCVD material on low-cost substrates

EE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield

Investigation of the Dimension Effects of Sub-30nm Multiple-Gate SOI MOSFETs by TCAD Simulation

ADSORPTION BEHAVIOUR OF POLYACRYLIC ACID ON CERIUM OXIDE NANOSTRUCTURES: EXPERIMENTAL AND PREDICTIVE MODEL

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

An Introduction to Surface-Micromachining

EE 330 Lecture 3. Basic Concepts. Feature Sizes, Manufacturing Costs, and Yield

Wet and Dry Etching. Theory

Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide

The Reliability Predictions for the Avionics Equipment

Figure 2. Size distribution and concentration of a cocktail of PSL particles measured by three different sizing instruments.

CVD: General considerations.

Competitive Semiconductor Manufacturing

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device

Defect management and control. Tsuyoshi Moriya, PhD Senior Manager Tokyo Electron Limited

A novel cleaner for colloidal silica abrasive removal in post-cu CMP cleaning

TECHCET s Review of Sematech s Surface Preparation & Cleaning Conference Saratoga Springs, NY, May 12-14, 2015 Part 1 of 2

Plasma Etching: Atomic Scale Surface Fidelity and 2D Materials

CHEMICAL MECHANICAL planarization (CMP) is an

Double patterning for 32nm and below: an update. Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML

Surface Chemistry Of Application Specific Pads And Copper Chemical Mechanical Planarization

How to Get the Most from Your Low Current Measurement Instruments

2004 Q3 RELIABILITY REPORT TABLE OF CONTENTS 1.0 OVERVIEW OF CYPRESS SEMICONDUCTOR TOTAL QUALITY MANAGEMENT SYSTEM

Introduction to / Status of Directed Self- Assembly

We published the text from the next page.

Transcription:

Nanometer Ceria Slurries for Front-End CMP Applications, Extendable to 65nm Technology Node and Beyond Cass Shang, Robert Small and Raymond Jin* DuPont Electronic Technologies, 2520 Barrington Ct., Hayward, CA 94545 *Adcon Lab, Inc., 6110 Running Springs Rd., San Jose, CA 95135, (408)531-9187 (phone), (408)532-8886 (fax), Raymond_Adcon@adconlab.com (e-mail) An oral presentation at 8 th Annual International CMP Conference, Sept. 29, 2003, San Jose, CA., USA

Adcon NanoCeria TM Series A family of nanometer colloidal ceria suspension products Nanometer ceria abrasives in their stable concentrated suspensions with different controlled shapes (including round shapes), customer-specified solid content, customer-desired ph and chemistry, customer-specified size or size distribution, ranging from 10nm to 120nm Commercially available with new manufacturing plant design capacity of 20,000 lbs solid equivalent a year and already supplied to three multibillion $ global companies Technology and product R&D, engineering, manufacturing, QC/QA, marketing, sales, and customer support are managed by experienced and western trained semiconductor industry professionals and supported by well-established technology organizations and Chinese government, who makes regulatory policies over the majority of rare earth raw materials on today s world market To To eliminate defects and and micro-scratches and and improve planarity in in different CMP CMP applications for for 65nm 65nm technology and and beyond Page 2

Adcon NanoCeria TM -30 TEM, Average 30nm Designed to to eliminate defects and and micro-scratches and and improve planarity in in direct direct STI STI CMP CMP application Page 3

Defect Reduction and Planarity Improvement by Controlling Ceria-Wafer Interaction Forces Forces based on DLVO theory and beyond: Electrical interaction and intra-action between nanometer ceria particles of controllable shape and size distribution and the dielectric films being removed Chemical or other specific interaction and intra-action between nanometer ceria particles and the dielectric films being removed, as induced or impacted by additives Any interaction and intra-action forces (including van der Waal s, steric hindrance) under specific rheological and tribological conditions with specific pad, conditioning disk, and CMP platform/process D z-potential, (mv) 10-10 -30-50 -70-90 0 0.05 0.1 0.2 0.3 0.4 0.5 Delta Zeta-Potential (mv) Parameter Y Additive X, % 7.00 6.00 5.00 4.00 3.00 2.00 1.00 0.00 Chemistry-related parameter Y Adcon Adcon NanoCeria NanoCeria TM TM Products Products used used for for optimizing optimizing CMP CMP performance performance at at 65nm 65nm technology technology Page 4

Polysilicon CMP Applications Page 5

Poly CMP Damascene Applications Oxide film formation (1) Pattern and etch to form plug or trench (2) Deposit polysilicon (3) Remove Polysilicon (4) RIE? RIE + Oxide CMP CMP + RIE Poly CMP Which process provides a better control of recess and stop layer erosion? Copyright Adcon Lab Inc., All rights reserved.

Poly CMP Planarity Applications DuPont CSX Slurries Adcon NanoCeria TM Products Adcon NanoCeria TM TM slurry as as a solution for for challenging technical problems for for CMP engineers in in advanced IC IC fabs Copyright Adcon Lab Inc., All rights reserved.

Poly CMP for Crown Capacitors A enabling technology for Advanced DRAM Copyright Adcon Lab Inc., All rights reserved. Page 8

Schematic Diagram of Self Aligned Metal Gate a Process Flow R. Jin et al., 1998. Semicon Taiwan, SEMI IC Seminar Proceedings

Dual Poly Damascene for Poly Gate and Self Aligned Poly Contact R. Jin et al., 2000. CMP MIC Proceedings

Improved Planarity by Nanometer Ceria Slurries CSX series based on Adcon NanoCeria TM series for both planarity (without polishing stop layer) and damascene (with polishing stop layer) applications Results were achieved when polishing was stopped in polysilicon, i.e., without a polishing stop layer. Current baseline (silica based), In literature & volume production Remaining Step Height at 50% density area, Å (improvement over baseline) Remaining Step Height at 100um features, Å (improvement over baseline) >600 >800 High removal rate, CSX-01 <200 (3x) <250 (3x) High planarity & low rate, CSX-02 <150 (4x) <100 (8x) High planarity & low rate, CSX-03 <50 (11x) <100 (8x) High planarity & high rate, CSX-08 <80 (7x) <50 (16x) CSX-Series Slurries provide >3x planarity improvement Page 11

Pitting Problems with a Current Leading Ceria Slurry in the IC Fab Current ceria ceria slurry slurry formulation using using micro-ceria causes poly poly pitting pitting Page 12

CSX Slurries Based on Adcon NanoCeria TM Products to Solve Pitting Problems Wafer #4 Wafer #19 After removing ~4kA poly using MIT 864 mask New New formulation and and Adcon Adcon NanoCeria TM engineering TM prevent pitting pitting Page 13

Direct STI CMP Applications Page 14

Why Direct STI CMP & Adcon NanoCeria TM? Ceria based CMP is the best direct STI solution Current micro-ceria causes µ-scratches and creates scares in IC fab Adcon NanoCeria TM eliminates µ-scratches and extends IC technologies Copyright Adcon Lab Inc., All rights reserved. Page 15

m 8 ADCON Reduction of Direct STI CMP Defects and m-scratches by Adcon NanoCeria TM Slurry Nomalized SP-1 particle and micro-scratch counts @ 0.18 m 10 8 6 4 2 0 Current leading direct STI CMP ceria slurry 800nm 30nm CSX slurry using Adcon NanoCeria Without buff CSX CSX slurry slurry reduces reduces direct direct STI STI CMP CMP defects defects and and m-scratches @0.18 @0.18 mm mm by by >40% >40% TEM Copyright Adcon Lab Inc., All rights reserved. Page 16

Summary CSX slurries using Adcon NanoCeria TM products improved polysilicon CMP planarity performance by >3x CSX slurries solve front-end CMP defect problems, including pitting, particles and micro-scratches in polysilicon and direct STI CMP applications Significantly improved defect performance and planarity (<100A remaining step height without polish stop layer) makes CSX slurry extendable to 65nm technology Page 17