Unit 2 Session - 6 Combinational Logic Circuits

Similar documents
Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Karnaugh Maps Objectives

Digital Logic Design. Combinational Logic

This form sometimes used in logic circuit, example:

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

CHAPTER III BOOLEAN ALGEBRA

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

UNIT 5 KARNAUGH MAPS Spring 2011

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

ELC224C. Karnaugh Maps

CHAPTER III BOOLEAN ALGEBRA

Gate-Level Minimization

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

CPE100: Digital Logic Design I

Karnaugh Map & Boolean Expression Simplification

ELCT201: DIGITAL LOGIC DESIGN

Minimization techniques

211: Computer Architecture Summer 2016

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Simplifying Logic Circuits with Karnaugh Maps

Combinational Logic Fundamentals

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

CSE 140: Components and Design Techniques for Digital Systems

Optimizations and Tradeoffs. Combinational Logic Optimization

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Administrative Notes. Chapter 2 <9>

Digital Circuit And Logic Design I. Lecture 4

Chapter 2 Combinational Logic Circuits

Combinational Logic. Review of Combinational Logic 1

Signals and Systems Digital Logic System

Standard Expression Forms

Chapter 2 Boolean Algebra and Logic Gates

ENG2410 Digital Design Combinational Logic Circuits

CHAPTER 5 KARNAUGH MAPS

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Boolean Algebra and Logic Simplification

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Lecture 7: Karnaugh Map, Don t Cares

Chap 2. Combinational Logic Circuits

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

Lecture 4: Four Input K-Maps

CSE 140 Midterm I - Solution

Combinatorial Logic Design Principles

Lecture 2 Review on Digital Logic (Part 1)

Karnaugh Maps (K-Maps)

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

MC9211 Computer Organization

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

Week-I. Combinational Logic & Circuits

Spiral 1 / Unit 5. Karnaugh Maps

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

Unit 3 Session - 9 Data-Processing Circuits

Chapter 2 Combinational Logic Circuits

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

MODULAR CIRCUITS CHAPTER 7

Chapter 2 Combinational logic

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Combinational Logic Design/Circuits

Number System conversions

L2: Combinational Logic Design (Construction and Boolean Algebra)

Chapter 7 Logic Circuits

DIGITAL ELECTRONICS & it0203 Semester 3

Review for Test 1 : Ch1 5

Logic Design I (17.341) Fall Lecture Outline

Chapter 2 Combinational Logic Circuits

Lecture 5. Karnaugh-Map

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Systems I: Computer Organization and Architecture

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Chapter 2 : Boolean Algebra and Logic Gates

Chapter 4 Optimized Implementation of Logic Functions

CHAPTER1: Digital Logic Circuits Combination Circuits

Combinational Logic Circuits Part II -Theoretical Foundations

Midterm1 Review. Jan 24 Armita

Working with Combinational Logic. Design example: 2x2-bit multiplier

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Binary logic consists of binary variables and logical operations. The variables are

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

LOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

EEE130 Digital Electronics I Lecture #4

Logic Design. Chapter 2: Introduction to Logic Circuits

Lecture 4: More Boolean Algebra

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Chapter 2 Combinational Logic Circuits

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

WEEK 3.1 MORE ON KARNAUGH MAPS

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

1 Boolean Algebra Simplification

Chapter-2 BOOLEAN ALGEBRA

9.1. Unit 9. Implementing Combinational Functions with Karnaugh Maps or Memories

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

CHAPTER 7. Solutions for Exercises

Transcription:

Objectives Unit 2 Session - 6 Combinational Logic Circuits Draw 3- variable and 4- variable Karnaugh maps and use them to simplify Boolean expressions Understand don t Care Conditions Use the Product-of-Sums Method to design a logic circuit based on a design truth table Perform conversion between SOP and POS 3 - Variable Karnaugh Map Consider a logic equation Y = f(a, B, C). We have 8 fundamental products or minterms as shown below. We need to arrange them so that they are adjacent. A B C Minterms 0 0 0 A B C m 0 0 0 1 A B C m 1 0 1 0 A BC m 2 0 1 1 A BC m 3 1 0 0 AB C m 4 1 0 1 AB C m 5 1 1 0 ABC m 6 1 1 1 ABC m 7 Adjacent terms differ in the values of only one variable. A given 3-variable minterm will have 3 adjacent terms. Example: 3 adjacent terms of minterm ABC are: A BC, AB C, ABC We use Gray code to position the minterms. In Gray code, consecutive codes differ in one variable only. B. S. Umashankar, BNMIT Page 1

3- bit Gray Code The 3-bit Gray code is tabulated below: G 2 G 1 G 0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 0 1 1 1 1 0 1 1 0 0 The 3 - variable Karnaugh map is drawn as shown making use of the Gray code. 3- Variable K-map Simplification Example 1: Consider Y = f(a, B, C) = Σ m (2, 3, 4, 6) = A BC + A BC + AB C + ABC The Karnaugh map for the given logic expression is drawn as shown below: The simplified expression Y = A B + AC B. S. Umashankar, BNMIT Page 2

Example 2: Simplify Y = f(a, B, C) =Σ m (0, 2, 4, 6). The Karnaugh map for the given logic expression is drawn as shown below: The simplified expression is Y= C. Example 3: Simplify Y = f(a, B, C) =Σ m (1, 2, 3, 5, 6, 7) The Karnaugh map for the given logic expression is drawn as shown below: The simplified expression Y= B + C. B. S. Umashankar, BNMIT Page 3

4 Variable Karnaugh Map Consider a logic equation Y = f(a, B, C,D). We have 16 fundamental products or minterms and they are arranged so that they are adjacent (4-bit Gray code is used). 4-Variable K-map Simplification Example 1: Simplify Y = f(a, B, C, D) = Σ m (1, 2, 3, 6, 8, 9, 10, 12, 13, 14). The simplified Boolean equation is Y = A B D + AC + CD. B. S. Umashankar, BNMIT Page 4

Example 2: Simplify Y = Σ m (0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13). The simplified equation is Y = C + A D + B D. Example 3: Simplify Y = Σ m (3, 4, 5, 7, 9, 13, 14, 15). Note that the quad covering minterms 5, 7, 13, and 15 is not a prime implicant. We cover the minterms as shown: B. S. Umashankar, BNMIT Page 5

The simplified logic equation is Y = A BC + A CD + AC D + ABC. Don t Care Conditions In some digital systems, certain inputs conditions never occur. The output for the invalid inputs is not defined and it is indicated by an X in the truth table. The X is called a don t care condition. X can be considered to be either 0 or 1, whichever produces a simpler logic circuit. Example: Truth Table with Don t Care Conditions A B C Y 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 X 1 1 0 X 1 1 1 X From the truth table, we have Y = Σ m(1, 3) + d(5, 6, 7). B. S. Umashankar, BNMIT Page 6

K-map Simplification with Don t Care Conditions Consider simplification of the K-map shown below: The don t care terms 5 and 7 are included in the quad cover since they help if greater simplification. The don t care term 6 does not help in simplification and is ignored. The simplified equation is Y = C. Example 2: Obtain the simplified logic equation for the given K-map below: The simplified logic equation is Y = A + C. Product-of-Sums Method The solution from the product-of-sums method results in an OR-AND or NOR-NOR network as shown below. OR-AND network B. S. Umashankar, BNMIT Page 7

NOR-NOR network Sum term A sum term is a disjunction of literals, where each literal is either a Boolean variable or its complement. Examples: A + B A + B + C A Fundamental Sum or Maxterm For a function of n variables, a sum term in which each of the n variables uncomplemented or complemented form) is called a fundamental sum or Maxterm. appears once (in Fundamental Sums for Two inputs A Inputs B Fundamental sums or Maxterms 0 0 1 1 0 M 0 = A + B 1 M 1 = A + B 0 M 2 = A + B 1 M 3 = A + B Product-of-Sums (POS) Equation Given the truth table, we identify the fundamental sums or Maxterms. Then by ANDing these sums, we get the Product-of-Sums (POS) equation. Note that the fundamental sum produces an output 0. B. S. Umashankar, BNMIT Page 8

Inputs Output A B Y 0 0 0 0 1 0 1 0 0 1 1 1 From the above truth table we have Y = (A + B).(A + B ).(A + B) = M 0.M 1.M 2 In compact form Y = f(a, B, C) = πm(0, 1, 2). The logic circuit is as shown below: OR-AND network The expression can be further simplified. Consider K-map simplification. We obtain the simplified expression as Y = A. B and it is realized by a simple AND gate as shown below: B. S. Umashankar, BNMIT Page 9

Canonical Product-of-Sums Form Consider Y = f(a, B) = (A + B).(A + B ).(A + B). It is in canonical POS form. If each sum term is a maxterm, then the expression is said to be in a canonical product- of-sums form or standard POS form. POS Simplification Example: Reduce the following function using Karnaugh map technique f(a, B, C, D) = πm(0, 2, 4, 10, 11, 14, 15) The K-map for the given logic function is drawn as shown below: The simplified logic equation in POS form is Y = (A + B + D). (A + C + D). (A + C ). Conversion between SOP and POS SOP and POS occupy complementary locations in a truth table. One representation can be obtained by the other by Example: 1. Identifying complementary locations 2. Changing minterm to maxterm or reverse 3. Changing summation by product or reverse Consider Y = f(a, B, C) = πm(0, 3, 6). The SOP equivalent is Y= Σm(1, 2, 4, 5, 7). B. S. Umashankar, BNMIT Page 10

Questions 1. Simplify the following logic expression using Karnaugh map method. i) f(a,b,c,d) = m (1, 2, 8, 9, 10, 12, 13, 14) ii) f(p, Q, R, S) = m (1, 2, 8, 9, 10, 12, 13, 14) 2. Using Karnaugh map simplify the following Boolean expression and give the implementation of the same using: i) NAND gates only (SOP form) ii) NOR gates only (POS form) f(a,b,c,d) = m (0, 1, 2, 4, 5, 12, 14)+dc(8, 10). 3. Simplify the following logic equation using Karnaugh map and give the implementation of the simplified expression: f(a,b,c,d) = m (7) + d(10, 11, 12, 13, 14, 15) 4. Simplify the following Boolean function by using K-map method in POS form: f(a,b,c,d) = m (0, 1, 2, 3, 4, 5, 7) 5. Simplify the following using K-map: f(a,b,c,d) = A B C + AD + BD + CD + AC + A B 6. Simplify the following using K-map and design it by using NAND gates (use only four gates): f = w xz + w yz + x yz + wxy z; d = wyz B. S. Umashankar, BNMIT Page 11