MOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material

Similar documents
Important! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7

Integrated Circuits & Systems

Course Administration. CPE/EE 427, CPE 527 VLSI Design I L04: MOS Transistors. Review: CMOS Process at a Glance

Announcements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

VLSI Design I; A. Milenkovic 1

Practice 3: Semiconductors

B.Supmonchai June 26, q Introduction of device basic equations. q Introduction of models for manual analysis.

EE105 - Fall 2005 Microelectronic Devices and Circuits

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

FIELD-EFFECT TRANSISTORS

MOS Transistor I-V Characteristics and Parasitics

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

MOSFET: Introduction

The Devices. Jan M. Rabaey

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

Lecture 12: MOSFET Devices

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET )

EE105 - Fall 2006 Microelectronic Devices and Circuits

ECE 546 Lecture 10 MOS Transistors

Field-Effect (FET) transistors

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

ECE 342 Electronic Circuits. 3. MOS Transistors

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 4: CMOS Transistor Theory

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

MOSFET Physics: The Long Channel Approximation

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

The Devices: MOS Transistors

MOS Transistor Theory

The Devices. Devices

Lecture 11: MOSFET Modeling

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 5: CMOS Transistor Theory

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

The Intrinsic Silicon

Lecture 17 Field-Effect Transistors 2

MOS Transistor Theory

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

DC and Transient Responses (i.e. delay) (some comments on power too!)

Section 12: Intro to Devices

P-MOS Device and CMOS Inverters

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor Properties Review

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

ECE315 / ECE515 Lecture-2 Date:

Lecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate

EE115C Digital Electronic Circuits Homework #3

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

CMOS Inverter (static view)

MOS SWITCHING CIRCUITS

Lecture 04 Review of MOSFET

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

EE5311- Digital IC Design

FIELD EFFECT TRANSISTORS:

THE INVERTER. Inverter

ECE 342 Solid State Devices & Circuits 4. CMOS

Digital Integrated Circuits

Motivation for Lecture. For digital design we use CMOS transistors. Gate Source. CMOS symboler. MOS transistor. Depletion. A channel is created

EECS130 Integrated Circuit Devices

Lecture 18 Field-Effect Transistors 3

Lecture 3: CMOS Transistor Theory

Long Channel MOS Transistors

CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

CMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.

Introduction and Background

MOS Inverters. Digital Electronics - INEL Prof. Manuel Jiménez. With contributions by: Rafael A. Arce Nazario

VLSI Design The MOS Transistor

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Transistors - a primer

ECE315 / ECE515 Lecture 11 Date:

High-to-Low Propagation Delay t PHL

EE115C Winter 2017 Digital Electronic Circuits. Lecture 2: MOS Transistor: IV Model

Extensive reading materials on reserve, including

ECE 340 Lecture 39 : MOS Capacitor II

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Homework Assignment No. 1 - Solutions

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 2: Resistive Load Inverter

ECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics

ECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

VLSI Design and Simulation

Studio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS )

Transcription:

EE-Fall 7 igital Integrated Circuits MO Transistor Lecture MO Transistor Model Announcements Review: hat is a Transistor? Lab this week! Lab next week Homework # is due Thurs. Homework # due next Thurs. A MO Transistor V A witch! V V T R on Class Material witch Model of MO Transistor Last lecture CMO manufacturing process esign rules Today s lecture MO transistor modeling ill see how to use these models to understand tradeoffs between CMO gate delay, power, etc. Reading (..-.. V V < V T V > V T R on 6 6

Threshold Voltage: Concept V + Transistor with ate and rain Bias V V I n-channel p-substrate epletion region V(x + L x B ith positive gate bias, electrons pulled toward the gate ith large enough bias, enough electrons will be pulled to "invert" the surface (p n type Voltage at which surface inverts: magic threshold voltage V T p-substrate B 7 7 The Threshold Voltage Threshold ( φ + V φ VT = VT + γ F B Fermi potential N φ A F = φt ln ni Φ F is approximately.6v for p-type substrates γ is the body factor V T is approximately.v for our process F The rain Current Charge density in the channel is controlled by the gate voltage: εox Qi ( x = Cox [ V V( x VT ] Cox = tox rain current is proportional to charge times velocity: I = υn( x Qi ( x dv υ n( x = µ n ξ( x = µ n dx 8 8 The Body Effect V T (V.9.8.8.7.7.6.6... reverse body bias. -. - -. - -. V (V B V T 9 9 The rain Current Combining velocity and charge: I = [ υn( x Qi( x ] I = µ n Cox VT dv dx Integrating over the channel: V I = ( k n V VT V L µ n ε k ox n = µ n Cox = t ox

Plot of I-V I V Curve aturation For (V V T < V, the effective drain voltage and current saturate: ( V = V V, eff T kn I = L T Is this really what happens? Of course, real drain current isn t totally independent of V For example, approx. for channel-length modulation: k n I = ( V VT ( + λ V L 6 6 Cause of the Problem hy does the current bend down? Modes of Operation Cutoff: V -V T < I = hen (V -V TH -V is negative, in our analysis the sign of the carriers changes But transistors don t actually behave this way Look at what really happens to channel charge: Linear (Resistive: V -V T > V aturation: < V -V T < V I = kn L kn I = L V T V T 7 7 Transistor in aturation < V - V T < V n+ - V V - V T + V > V - V T n+ Current-Voltage Relations: A ood Ol Transistor I (A x 6 V =. V Resistive aturation V =. V V = V -V T V =. V Quadratic Relationship Pinch-off V =. V... V (V 8 8

A Model for Manual Analysis I I = k with V > V V T aturation: k n I = T L V < V V T n ( + λ V L Linear: V T V ( φ + V φ VT = VT + γ F B F Velocity aturation I V = V V AT V -V T Long-channel device hort-channel device V 9 9 Current-Voltage Relations: The eep ub-micron Transistor I (A... x Early V =. V aturation V =. V V =. V V =. V... V (V Linear Relationship I (A I versus V 6 x quadratic... V (V Long Channel (L=.µm quadratic... V (V I (A. x.. linear hort Channel (L=.µm Velocity aturation Velocity saturates due to carrier scattering effects υ n (m/s υ sat = Constant velocity Including Velocity aturation Approximate velocity: Continuity requires that: ξ = υ µ c sat n Integrating to find the current again: Constant mobility (slope = µ ξ c ξ (V/µm

Velocity aturation rain Current aturation occurs when carriers reach I = Cox T VAT υsat υ sat e also know that: µ ncox V AT I = T VAT + ( VAT ξcl L implified Velocity aturation (cont (cont d Assume V AT = ξ c L when (V V T > ξ c L V AT (V ξ c L Actual V AT Equating the two expressions gives V AT and I : ( ξ ( ξ ( ( ξ V VT cl V VT VAT = I = υsatcox V V + L V V + L T c T c ξ c L V -V T (V 8 8 I (A Regions of Operation 6 x V =. V Resistive aturation V =. V V = V -V T V =. V V =. V... V (V Long Channel (L=.µm V AT. x V =. V... 6 6 I (A.. /L=. Resistive Velocity aturation V (V V -V T hort Channel (L=.µm V =. V V =. V V =. V implified Model efine V T = V V T, V VAT = ξ c L I (A. x.. Linear V = V VAT V = V T Velocity aturation... V (V V T = V VAT aturation 9 9 implified Velocity aturation Assume velocity linear until hit υ sat A Unified Model for Manual Analysis υ n (m/s υ sat = Constant velocity ξ c = υ sat /µ ξ (V/µm 7 7 I B define V T = V V T for V T : I = for V T : V I k V V V L, eff = ' T, eff + with V,eff = min (V T, V, V VAT ( λ

imple Model versus PICE. x V =V VAT Next Lecture Using the MO model: Inverter VTC and delay. I (A. V =V T... V (V Transistor Model for Manual Analysis V Textbook: page A PMO Transistor x V = -.V -. V = -.V -. All variables negative I prefer to work with absolute values I (A -.6 V = -.V -.8 V = -.V - -. - -. - -. V (V