Advances in Radio Science

Similar documents
SWITCHED CAPACITOR AMPLIFIERS

Advanced Current Mirrors and Opamps

Sample-and-Holds David Johns and Ken Martin University of Toronto

E18 DR. Giorgio Mussi 14/12/2018

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture Notes 2 Charge-Coupled Devices (CCDs) Part I. Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis

Electronic Circuits Summary

PARALLEL DIGITAL-ANALOG CONVERTERS

CMOS Inverter. Performance Scaling

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

Last Name _Di Tredici_ Given Name _Venere_ ID Number

Topic 4. The CMOS Inverter

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Systematic Design of Operational Amplifiers

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Chapter 10 Feedback. PART C: Stability and Compensation

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

System on a Chip. Prof. Dr. Michael Kraft

Last Name Minotti Given Name Paolo ID Number

Lecture 37: Frequency response. Context

Introduction to CMOS RF Integrated Circuits Design

Amplifiers, Source followers & Cascodes

Noise of short-time integrators for readout of uncooled infrared bolometer arrays

Pipelined multi step A/D converters

Lecture Notes 7 Fixed Pattern Noise. Sources of FPN. Analysis of FPN in PPS and APS. Total Noise Model. Correlated Double Sampling

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

EE141-Fall 2011 Digital Integrated Circuits

Lecture 4, Noise. Noise and distortion

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Choice of V t and Gate Doping Type

How we wanted to revolutionize X-ray radiography, and how we then "accidentally" discovered single-photon CMOS imaging

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Power Dissipation. Where Does Power Go in CMOS?

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

Magnetic core memory (1951) cm 2 ( bit)

Semiconductor Memories

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Lecture 7: Transistors and Amplifiers

Lecture 4: Feedback and Op-Amps

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Homework Assignment 08

THE INVERTER. Inverter

An Autonomous Nonvolatile Memory Latch

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Digital Integrated Circuits A Design Perspective

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Semiconductor Memory Classification

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Design of Analog Integrated Circuits

Chapter 2 Switched-Capacitor Circuits

Nyquist-Rate D/A Converters. D/A Converter Basics.

! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips

ECE 342 Electronic Circuits. 3. MOS Transistors

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Preamplifier in 0.5µm CMOS

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

ECE 546 Lecture 10 MOS Transistors

Mixed Analog-Digital VLSI Circuits & Systems Laboratory

Section 4. Nonlinear Circuits

Auxiliaire d enseignement Nicolas Ayotte

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Analysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor

Integrated Circuits & Systems

Electronics II. Final Examination

ECEN 610 Mixed-Signal Interfaces

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Pass-Transistor Logic

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

EE141Microelettronica. CMOS Logic

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Operational Amplifiers

PASS-TRANSISTOR LOGIC. INEL Fall 2014

55:041 Electronic Circuits The University of Iowa Fall Exam 2

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Lecture 23. CMOS Logic Gates and Digital VLSI I

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

An 85%-Efficiency Fully Integrated 15-Ratio Recursive Switched- Capacitor DC-DC Converter with 0.1-to-2.2V Output Voltage Range

Electronics and Communication Exercise 1

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Stability and Frequency Compensation

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Lecture 10, ATIK. Data converters 3

Topics to be Covered. capacitance inductance transmission lines

EE C245 ME C218 Introduction to MEMS Design

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.

Transcription:

Advances in Radio Science, 3, 331 336, 2005 SRef-ID: 1684-9973/ars/2005-3-331 Copernicus GmbH 2005 Advances in Radio Science Noise Considerations of Integrators for Current Readout Circuits B. Bechen, A. emna, M. Gnade, T. v. d. Boom, and B. Hosticka Fraunhofer Institute of Microelectronic Circuits and Systems, Duisburg, Germany Abstract. In this paper the noise analysis of a current integrator is carried out and measures to reduce the overall noise are presented. The effects of various noise sources are investigated and their dependence on the input capacitance and on the gate area of the input transistors of the OTA used for the readout is shown. Both, input capacitance and gate area, should be kept as small as possible. Moreover, the linearity of the integrator is examined. In addition to that, the available application of such sensor readout circuit, which is a CMOS photodetector readout, is introduced. It uses an automatic gain switching, so that the dynamic range is extended. 1 Introduction For various special applications in industrial measuring techniques sensor readout circuits are required. In the available consideration the current readout, particularly of a CMOS photodetector, is examined. An advantage of CMOS technology is the possibility to integrate sensor readout and photodetector together on a single chip. The pixels, consisting of photodiode and readout electronics, are arranged in an array, which enables an optional random access to each pixel. Before investigating such pixels, a general integrator is investigated in Sects. 2 and 3. As shown in Fig. 1 the integrator is realized with an operational transconductance amplifier (OTA), which has a capacitive feedback. This integrator converts the current of the current source, particularly of the photodiode, into an output voltage. In Sect. 4 a method to reduce the requirements on the OTA is presented. 2 Noise analysis In the following section the noise behaviour of a feedback integrator as a current-to-voltage converter is investigated (see Fig. 1). The noise equivalent circuit diagram is shown in Fig. 2. Noise sources are grey-shaded. Here i 2 n1 represents Correspondence to: B. Bechen (benjamin.bechen@ims.fraunhofer.de) the shot noise of the current source, u 2 n2 in each case the u 2 n3 is the input-referred thermal noise of the switches and OTA noise. C E is the total input capacitance, which is the sum of all capacitances at the OTA input node. It is mainly determined by the gate area capacitance of the OTA input transistors and, of course, by the current source capacitance. The single-ended OTA is modelled by the transconductance g m, the output conductance g L, and the load capacitance C L. As can be seen, the operation is separated in the two switched capacitor operation phases, i.e. the reset phase and the integration phase. 2.1 Reset phase During the reset phase the integrator output is short-circuited via the reset switch with its series resistance R S,R to its inverting input. By using transfer functions H e,i (f) from the noise sources to the input node, the noise power can be calculated as P e,res,i = 0 H e,i (f) 2 W i (f)df (1) with i as an index for the different types of noise sources. W i are the different spectral noise densities, which can be defined as W iph =2 e I in (2) for the shot noise of the current source, W s,th =4 k T R S,R (3) for the thermal noise of the reset switch, W O,th = 16 3 k T g m (4) for the thermal noise of the OTA and W O,l/f = 2 f C ox f (5)

332 B. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits HAIAJ E JA C H= JA. 7 E 1 E - C 7 E H J 7 J Fig. 1. Principle of the current integrator. 4 4 HAIAJ 5 4. 1 4 5 1 E JA C H= JA A! E - C A! C = Fig. 2. Noise equivalent circuit diagram of the integrator. for the 1/f-noise of the OTA. Together with irchhoff s rules the noise transfer functions of the single noise contributions can be described as follows: H el (ω)= u e i 2 nl 1 R S,R g L R S,R jωc L g m g L jω(c L C E ) R S,R jωc E (g L jωc L ) for the transfer function of the noise current source to the input node, H e2 (ω)= u e u 2 n2,r (6) for the transfer function of the reset switch noise source to the input node and H e3 (ω)= u e u 2 n3 g m = g m g L R S,R g L jωc E jω(c L C E ) ω 2 (8) C L C E R S,R for the input-referred OTA noise to the input node. In the following integration phase the input referred noise is transferred to the output by the following equation: ( ) 2 CE P a,res,i = P e,res,i. (9) C F g L jωc L = g m g L R S,R g L jωc E jω(c L C E ) ω 2 (7) C L C E R S,R

B. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits 333 2.2 Integration phase During the integration phase the integration capacitor C F is switched into the feedback path by the integration switch with its series resistance R S,I. The noise equivalent circuit is still shown in Fig. 2. In difference to the reset phase, the noise is calculated in the integration phase as referred to the output. Similarly, the transfer functions have to be determined: H al (ω)= u a = (g m jωc E )(1 jωc F R S,I ) [jωc F jωc E (1 jωc F R S,I )] i 2 (g L jωc L )[jωc F jωc E (1 jωc F R S,I )] jωc F (g m jωc E ) nl for the transfer function of the noise current source to the output node, H a2 (ω)= u a g m C F jωc F C E = u 2 g L C E g m C F g L C F jω(c F C E R S,I g L C L C E C E C F C L C F ) ω 2 (11) C L C F C E R S,I n2,i for the transfer function of the integration switch noise source to the output node and H a3 (ω)= u a g m C F g m C E jωc F C E R S,I g m = u 2 g L C E g m C F g L C F jω(c F C E R S,I g L C L C E C E C F C L C F ) ω 2 (12) C L C F C E R S,I n3 (10) for the input-referred OTA noise to the output node. Thus the noise of the integration phase P a,int and the total noise power can be calculated: P tot = P i = ( ( ) 2 CE P a,int,i P e,res,i) (13) 2.3 Results of noise analysis C F Although the circuit under investigation is a sampled-data circuit we can still use a continuous-time noise analysis if we take into account that all undersampled noise is aliased. Thus we find all noise in the baseband. A noise analysis that involves a detailed evaluation of Eqs. (1 13) is quite tedious. In order to simplify the analysis we assume that following approximations hold: g m g L, R S,R g L 1, R S,I g L 1, ω R S,R C L 1 and ω R S,I C L 1. These are valid for high open-loop gain of the OTA and low ON-resistance of the switches, respectively. It is interesting to note that then the signal bandwidth (and, hence, the noise bandwidth) is dictated mainly by the product g m / (C L C E ) in the reset phase and by g m / [C E C L (1C E /C F )] in the integration phase. Increasing C E to lower the bandwidth is not recommended, since it introduces a zero in two of the noise transfer functions (see Eqs. (11) and (12)) and, also, it raises the DC gain of the OTA noise transfer function to the output (see Eq. (12)). Hence the most important measure to reduce the readout noise is to reduce the integrator bandwidth g L BW= (14) 2 π C L by keeping C L as large as possible. Unfortunately the bandwidth limitation due to C L affects the slew rate and the available output current of the OTA. This analysis shows that the input capacitance C E has the most deleterious effect on the noise performance of the integrator. This has been corroborated by simulations, as shown in Fig. 3. It can be seen that the input capacitance C E has to be realized as small as possible to minimize the noise. For the available application (photodetector readout), a reduced capacitance of the photodiode is presented in emna (2003) by using a dot diode. It must be noted that the dark current also has to be reduced to ensure maximum signal resolution. In single stage amplifier designs, the OTA performance is mainly determined by the MOS transistors of the input stage (Uhlemann, 1994). According to that, noise powers are plotted in Fig. 4 in dependence of the gate area of the input transistors. An increase in the gate area would reduce the 1/f noise, but the 1/f noise of the OTA contributes only very little to the overall noise. Hence the gate area should be chosen small. 3 Linearity of the integrator A Laplace transformation of the transfer function of a simple current integrator, yields ( ) U out (s) A 0 1 sc F I in (s) = g m s{[c F (A 0 1) C E ] sr out (C L C E C L C F C F C E )} = A ( ) 0 1 s ( z ) (15) s p 1 1 p s 2 with the open loop gain A 0 =g m r out. The abbreviations z, p 1 and p 2 are defined as z= g m 1 (A 0 1) C F C E., p 1 =, p 2 = C F (A 0 1) C F C E r out (C L C E C L C F C F C E ) (16)

334 B. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits 1E-5 shot noise switch thermal noise OTA thermal noise OTA 1/f noise 1E-6 Noise Power [V 2 ] 1E-7 1E-8 0.0 10.0p 20.0p 30.0p 40.0p 50.0p Input Capacitance C E [F] Fig. 3. Noise power of the integrator stage versus the input capacitance. 3.50E-007 Noise Power / [V 2 ] 3.00E-007 2.50E-007 2.00E-007 1.50E-007 1.00E-007 shot noise switch thermal noise OTA thermal noise OTA 1/f noise total noise 5.00E-008 2500 3000 3500 4000 4500 5000 5500 6000 Gate Area (W*L) / [m m 2 ] Fig. 4. Noise power of the integrator stage versus gate area of the input transistors. Transforming it back and assuming the current is a step function, results in an output voltage as follows: { [ u out (t)=i in0 A 0 p 1 t (1 p 2 z ) (1 e p 2 t ) ]}. (17) p 2 After one integration period T, the integral nonlinearity can be calculated as ( 1 p 2 ) ( INL= z 1 e p ) 2 T. (18) p 2 T In Fig. 5 the nonlinearity INL is plotted over the integration time T. The limit for a zero integration time results in an INL of 1. 4 An application example In the available application a photocurrent integrator is investigated, which operates with two automatically selectable gains, in order to relax the requirements on the OTA. To implement an automatic gain control (AGC) an auto zero comparator is used, which controls the two feedback capacitors. The principle is shown in Fig. 6. If the output voltage exceeds the threshold voltage of the comparator, a second capacitor with a 31 times larger capacitance is switched in parallel. Then the integrator has turned from high into low gain configuration, because signal charge is shared between

B. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits 335 0.007 0.006 0.005 0.004 INL (T) 0.003 0.002 0.001 0.000 50.0µ 100.0µ 150.0µ 200.0µ 250.0µ 300.0µ 350.0µ Integration Time T / [s] Fig. 5. INL over integration time T.!.. ) / @ECEJ=JFJ>EJ λ 1 FD, 8 5 0 ==CAJFJLJ=C A Fig. 6. Pixel readout electronics. JFJ 8 J= C A C.* _..*!_. 5 E C = #* EJ. * "$$* EJ. * 5 4, 4 ANJ '$$* EJ 5 D J E I A 6 J= EIA M EJD JID J EIA 1 E 1 E 1 = N 1 = N 1 F J HHA J C Fig. 7. Dynamic range extension by automatic gain control.

336 B. Bechen et al.: Noise Considerations of Integrators for Current Readout Circuits Table 1. Specifications of the photocurrent integrator. Minimum Signal (theoretical) 99.33 fa Dynamic Range (theoretical) 19.66 Bit Minimum Signal (noise determined) 491.83 fa Dynamic Range (noise determined) 17.35 Bit Maximum Signal 82.29 na Linearity (FB1) 10.33 Bit Integration Time 350 µs Linearity (FB2) 13.99 Bit the capacitors correspondingly to their ratio. After a frame period, the signal is held by a sample and hold stage (S&H) and can be read out during the next frame period using a row and column multiplexer circuitry, whereas the used gain is determined by the digital output. In photocurrent integration, the minimum input signal that can be processed is defined by the input-referred noise, and the maximum output voltage swing defines the maximum output signal. This leads to the conclusion, that noise determines the dynamic range (DR) and the signal-to-noise ratio (SNR). Due to the shot noise, the maximum SNR is signal dependent, and the maximum SNR is not equal to the dynamic range. A dynamic range extension is possible by using the automatic gain control. This is visualised for some exemplary values in Fig. 7, in which the feedback FB2 has a feedback capacitance 32 times larger than feedback capacitance FB1. The signal and the noise at the output are plotted over the input current. The noise consists of the signal-dependent shot noise and the remaining constant noise. The extension of the dynamic range is determined by the ratio of the feedback capacitors. The specifications used in this application example are listed in Table 1. Here the specifications concerned to the minimum input photocurrent are distinguished between the theoretical capability of the integrator and the value limited by the noise and the dark current of the photodiode. 5 Summary and conclusion The principle of a noise analysis of a current integrator has been demonstrated. This noise analysis led to the conclusion, that the input capacitance of the photodiode has to be kept at minimum. Also decreasing the bandwidth is an important measure to reduce noise. These conclusions can be extended to all current readout circuits. References emna, A.: Low Noise, Large Area CMOS X-Ray Image Sensor for C. T. Application, Proceedings of IEEE Sensors, Vol. 2, 1260 1265, 2003. Uhlemann, V.: Rauscharme Auslesesysteme zur Verarbeitung elektrischer Ladung in integrierter CMOS-Technik, Fortschr.-Ber. VDI-Reihe 9, Nr. 199, VDI-Verlag, 1994.