74AHC541-Q100; 74AHCT541-Q100

Similar documents
74HC30-Q100; 74HCT30-Q100

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC32-Q100; 74HCT32-Q100

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74AHC30-Q100; 74AHCT30-Q100

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

2-input EXCLUSIVE-OR gate

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74HC08-Q100; 74HCT08-Q100

Dual buffer/line driver; 3-state

74LVC07A-Q100. Hex buffer with open-drain outputs

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC14-Q100; 74AHCT14-Q100

74HC03-Q100; 74HCT03-Q100

74HC2G08-Q100; 74HCT2G08-Q100

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74LVC541A-Q100. Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

The 74LV08 provides a quad 2-input AND function.

74HC153-Q100; 74HCT153-Q100

Dual buffer/line driver; 3-state

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74LVC1G125-Q100. Bus buffer/line driver; 3-state

Hex inverter with open-drain outputs

Octal buffer/line driver; 3-state

74HC151-Q100; 74HCT151-Q100

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74HC373-Q100; 74HCT373-Q100

74HC365; 74HCT365. Hex buffer/line driver; 3-state

The 74LV08 provides a quad 2-input AND function.

The 74LVC10A provides three 3-input NAND functions.

74HC132-Q100; 74HCT132-Q100

74AHC2G126; 74AHCT2G126

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Octal bus transceiver; 3-state

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC107-Q100; 74HCT107-Q100

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LV32 provides a quad 2-input OR function.

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74AHC1G125; 74AHCT1G125

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74LVC14A-Q100. Hex inverting Schmitt trigger with 5 V tolerant input

Bus buffer/line driver; 3-state

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

Single supply translating buffer/line driver; 3-state

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

The 74AXP1G04 is a single inverting buffer.

74LVC273-Q100. Octal D-type flip-flop with reset; positive-edge trigger

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC2G241; 74AHCT2G241

74AHC1G126; 74AHCT1G126

74AHC1G00; 74AHCT1G00

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

Octal bus transceiver; 3-state

The 74AUP2G34 provides two low-power, low-voltage buffers.

2-input single supply translating NAND gate

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC74-Q100; 74HCT74-Q100

7-stage binary ripple counter

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

74HC109-Q100; 74HCT109-Q100

74HC2G125; 74HCT2G125

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC1G125; 74HCT1G125

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Low-power configurable multiple function gate

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

Low-power configurable multiple function gate

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74HC280; 74HCT bit odd/even parity generator/checker

Low-power triple buffer with open-drain output

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Transcription:

74HC541-Q100; 74HCT541-Q100 Rev. 1 6 June 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The are octal non-inverting buffer/line drivers with 3-state bus compatible outputs. The output enable inputs OE0 and OE1, control the 3-state outputs. HIGH on OEn causes the outputs to assume a high-impedance OFF-state. This product has been qualified to the utomotive Electronics Council (EC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits utomotive product qualification in accordance with EC-Q100 (Grade 1) Specified from 40 C to +85 C and from 40 C to +125 C Balanced propagation delays ll inputs have a Schmitt-trigger action Inputs accept voltages higher than V CC For 74HC541-Q100 only: operates with CMOS input levels For 74HCT541-Q100 only: operates with TTL input levels ESD protection: MIL-STD-883, method 3015 exceeds 2000 V HBM JESD22-114F exceeds 2000 V MM JESD22-115- exceeds 200 V (C = 200 pf, R = 0 ) Multiple package options

3. Ordering information Table 1. Type number Ordering information Package 4. Functional diagram Temperature range Name Description Version 74HC541D-Q100 74HCT541D-Q100 40 C to +125 C SO20 plastic small outline package; 20 leads; body width 7.5 mm 74HC541PW-Q100 40 C to +125 C TSSOP20 plastic thin shrink small outline package; 74HCT541PW-Q100 20 leads; body width 4.4 mm 74HC541BQ-Q100 40 C to +125 C DHVQFN20 plastic dual-in-line compatible thermal enhanced 74HCT541BQ-Q100 very thin quad flat package; no leads; 20 terminals; body 2.5 4.5 0.85 mm SOT163-1 SOT360-1 SOT764-1 2 0 Y0 18 3 1 Y1 17 4 2 Y2 16 5 3 Y3 15 6 4 Y4 14 1 19 & EN 7 5 Y5 13 2 18 8 6 Y6 12 3 4 17 16 9 7 Y7 11 5 6 15 14 7 13 1 19 OE0 OE1 mna179 8 12 9 11 mna180 Fig 1. Logic symbol Fig 2. IEC logic symbol Product data sheet Rev. 1 6 June 2013 2 of 17

5. Pinning information 5.1 Pinning (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to GND. Fig 3. Pin configuration SO20, TSSOP20 Fig 4. Pin configuration DHVQFN20 5.2 Pin description Table 2. Pin description Symbol Pin Description OE0 1 output enable input (active LOW) [0:7] 2, 3, 4, 5, 6, 7, 8, 9 data input GND 10 ground (0 V) Y[0:7] 18, 17, 16, 15, 14, 13, 12, 11 data output OE1 19 output enable input (active LOW) V CC 20 supply voltage Product data sheet Rev. 1 6 June 2013 3 of 17

6. Functional description Table 3. Functional table [1] Control Input Output OE0 OE1 n Yn L L L L L L H H X H X Z H X X Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. 7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V V I input voltage 0.5 +7.0 V I IK input clamping current V I < 0.5 V [1] 20 - m I OK output clamping current V O < 0.5 V or V O >V CC +0.5V [1] - 20 m I O output current V O = 0.5 V to (V CC +0.5V) - 25 m I CC supply current - 75 m I GND ground current 75 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to +125 C SO20 package [2] - 500 mw TSSOP20 package [3] - 500 mw DHVQFN20 package [4] - 500 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] P tot derates linearly with 8 mw/k above 70 C. [3] P tot derates linearly with 5.5 mw/k above 60 C. [4] P tot derates linearly with 4.5 mw/k above 60 C. Product data sheet Rev. 1 6 June 2013 4 of 17

8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC541-Q100 74HCT541-Q100 Unit Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 5.5 4.5 5.0 5.5 V V I input voltage 0-5.5 0-5.5 V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/v input transition rise V CC = 3.3 V 0.3 V - - 100 - - - ns/v and fall rate V CC = 5.0 V 0.5 V - - 20 - - 20 ns/v 9. Static characteristics Table 6. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max For type 74HC541-Q100 V IH HIGH-level V CC = 2.0 V 1.5 - - 1.5-1.5 - V input voltage V CC = 3.0 V 2.1 - - 2.1-2.1 - V V CC = 5.5 V 3.85 - - 3.85-3.85 - V V IL LOW-level V CC = 2.0 V - - 0.5-0.5-0.5 V input voltage V CC = 3.0 V - - 0.9-0.9-0.9 V V CC = 5.5 V - - 1.65-1.65-1.65 V V OH HIGH-level output voltage V I = V IH or V IL I O = 50 ; V CC = 2.0 V 1.9 2.0-1.9-1.9 - V I O = 50 ; V CC = 3.0 V 2.9 3.0-2.9-2.9 - V I O = 50 ; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = 4.0 m; V CC = 3.0 V 2.58 - - 2.48-2.40 - V I O = 8.0 m; V CC = 4.5 V 3.94 - - 3.8-3.70 - V V OL LOW-level output voltage V I = V IH or V IL I O = 50 ; V CC = 2.0 V - 0 0.1-0.1-0.1 V I O = 50 ; V CC = 3.0 V - 0 0.1-0.1-0.1 V I O = 50 ; V CC = 4.5 V - 0 0.1-0.1-0.1 V I O = 4.0 m; V CC = 3.0 V - - 0.36-0.44-0.55 V I O = 8.0 m; V CC = 4.5 V - - 0.36-0.44-0.55 V I OZ OFF-state output current V I =V IH or V IL ; V O =V CC or GND; V CC =5.5V - - 0.25-2.5-10.0 I I input leakage current V I =V CC or GND; V CC = 0 V to 5.5 V I CC supply current V I =V CC or GND; I O = 0 ; V CC =5.5V - - 0.1-1.0-2.0 - - 4.0-40 - 80 Product data sheet Rev. 1 6 June 2013 5 of 17

Table 6. Static characteristics continued Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max C I input - 3.0 10-10 - 10 pf capacitance C O output capacitance - 4.0 - - - - - pf For type 74HCT541-Q100 V IH HIGH-level V CC = 4.5 V to 5.5 V 2.0 - - 2.0-2.0 - V input voltage V IL LOW-level V CC = 4.5 V to 5.5 V - - 0.8-0.8-0.8 V input voltage V OH HIGH-level output voltage V I = V IH or V IL ; V CC = 4.5 V I O = 50 4.4 4.5-4.4-4.4 - V I O = 8.0 m 3.94 - - 3.8-3.70 - V V OL LOW-level output voltage V I = V IH or V IL ; V CC = 4.5 V I O = 50-0 0.1-0.1-0.1 V I O = 8.0 m - - 0.36-0.44-0.55 V I OZ I I OFF-state output current input leakage current per input pin; V I =V IH or V IL ; V CC =5.5V; I O =0 ; V O =V CC or GND; other pins at V CC or GND V I =V CC or GND; V CC = 0 V to 5.5 V I CC supply current V I =V CC or GND; I O = 0 ; V CC =5.5V I CC C I C O additional supply current input capacitance output capacitance per input pin; V I =V CC 2.1 V; I O =0 ; other pins at V CC or GND; V CC = 4.5 V to 5.5 V - - 0.25-2.5-10.0 - - 0.1-1.0-2.0 - - 4.0-40 - 80 - - 1.35-1.5-1.5 m - 3 10-10 - 10 pf - 4.0 - - - - - pf Product data sheet Rev. 1 6 June 2013 6 of 17

10. Dynamic characteristics Table 7. Dynamic characteristics GND = 0 V. For test circuit, see Figure 7. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max Min Max For type 74HC541-Q100 t pd propagation n to Yn; see Figure 5 [2] delay V CC = 3.0 V to 3.6 V C L = 15 pf - 5.0 7.0 1.0 8.5 1.0 9.0 ns C L = 50 pf - 7.0 10.5 1.0 12.0 1.0 13.5 ns V CC = 4.5 V to 5.5 V C L = 15 pf - 3.5 5.0 1.0 6.0 1.0 6.5 ns C L = 50 pf 5.0 7.0 1.0 8.0 1.0 9.0 ns t en enable time OEn toyn; see Figure 6 [2] V CC = 3.0 V to 3.6 V C L = 15 pf - 5.5 10.5 1.0 11.0 1.0 13.5 ns C L = 50 pf - 7.5 14.0 1.0 16.0 1.0 17.5 ns V CC = 4.5 V to 5.5 V C L = 15 pf - 3.5 7.2 1.0 8.5 1.0 9.0 ns C L = 50 pf - 5.0 9.2 1.0 10.5 1.0 11.5 ns t dis disable time OEn toyn; see Figure 6 [2] C PD power dissipation capacitance V CC = 3.0 V to 3.6 V C L = 15 pf - 6.0 11.0 1.0 12.0 1.0 14.0 ns C L = 50 pf - 9.5 15.4 1.0 17.5 1.0 19.5 ns V CC = 4.5 V to 5.5 V C L = 15 pf - 4.5 7.5 1.0 8.0 1.0 9.5 ns C L = 50 pf - 6.5 8.8 1.0 10.0 1.0 11.0 ns C L =50pF; f i = 1 MHz; [3] - 10 - - - - - pf V I =GNDtoV CC Product data sheet Rev. 1 6 June 2013 7 of 17

Table 7. Dynamic characteristics continued GND = 0 V. For test circuit, see Figure 7. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max Min Max For type 74HCT541-Q100 t pd propagation n to Yn; see Figure 5 [2] delay V CC = 4.5 V to 5.5 V C L = 15 pf - 3.5 5.5 1.0 6.5 1.0 7.0 ns C L = 50 pf - 5.0 8.5 1.0 9.5 1.0 11.0 ns t en enable time OEn toyn; see Figure 6 V CC = 4.5 V to 5.5 V C L = 15 pf - 4.0 7.0 1.0 8.0 1.0 9.0 ns C L = 50 pf - 5.5 10.0 1.0 12.0 1.0 12.5 ns t dis disable time OEn toyn; see Figure 6 [2] C PD power dissipation capacitance [1] Typical values are measured at nominal supply voltage (V CC = 3.3 V and V CC = 5.0 V). [2] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [3] C PD is used to determine the dynamic power dissipation P D (W). P D =C PD V CC 2 f i + (C L V CC 2 f o )where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in Volts. V CC = 4.5 V to 5.5 V C L = 15 pf - 5.0 7.0 1.0 8.0 1.0 9.0 ns C L = 50 pf - 7.0 10.0 1.0 12.0 1.0 12.5 ns per buffer; [3] - 12 - - - - - pf C L =50pF;f=1 MHz; V I =GNDtoV CC Product data sheet Rev. 1 6 June 2013 8 of 17

11. Waveforms V I n input GND t PHL t PLH V OH Yn output V OL mna901 Fig 5. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Propagation delay input (n) to output (Yn) V I OEn input GND t PLZ t PZL output LOW-to-OFF OFF-to-LOW V CC V OL V X t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND outputs enabled V Y outputs disabled outputs enabled mna902 Fig 6. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Enable and disable times Table 8. Measurement points Type Input Output V X V Y 74HC541-Q100 0.5V CC 0.5V CC V OL + 0.3 V V OH 0.3 V 74HCT541-Q100 1.5 V 0.5V CC V OL + 0.3 V V OH 0.3 V Product data sheet Rev. 1 6 June 2013 9 of 17

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V CC V CC G VI DUT VO RL S1 open RT CL 001aad983 Fig 7. Test data is given in Table 9. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator C L = Load capacitance including jig and probe capacitance R L = Load resistor S1 = Test selection switch Load circuitry for switching times Table 9. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74HC541-Q100 V CC 3.0 ns 15 pf, 50 pf 1 k open GND V CC 74HCT541-Q100 3.0 V 3.0 ns 15 pf, 50 pf 1 k open GND V CC Product data sheet Rev. 1 6 June 2013 10 of 17

12. Package outline SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E X c y H E v M Z 20 11 Q 2 1 ( ) 3 pin 1 index L p L θ 1 e b p 10 w M detail X 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2.65 0.1 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.3 0.1 0.012 0.004 2.45 2.25 0.096 0.089 0.25 0.01 0.49 0.36 0.019 0.014 0.32 0.23 0.013 0.009 13.0 12.6 0.51 0.49 7.6 7.4 0.30 0.29 1.27 10.65 10.00 0.419 0.394 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.4 0.055 1.1 0.4 0.043 0.016 1.1 1.0 0.043 0.039 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.016 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT163-1 075E04 MS-013 99-12-27 03-02-19 Fig 8. Package outline SOT163-1 (SO20) Product data sheet Rev. 1 6 June 2013 11 of 17

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1 D E X c y H E v M Z 20 11 Q pin 1 index 2 1 ( ) 3 θ 1 10 w M e b p detail X L p L 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 6.6 6.4 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.5 0.2 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT360-1 MO-153 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-19 Fig 9. Package outline SOT360-1 (TSSOP20) Product data sheet Rev. 1 6 June 2013 12 of 17

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 9 v M w M C C B y 1 C C y L 1 10 E h e 20 11 19 12 D h X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) Eh e e1 L v w y y 1 mm 1 0.05 0.00 0.30 0.18 0.2 4.6 4.4 3.15 2.85 2.6 2.4 1.15 0.85 0.5 3.5 0.5 0.3 0.1 0.05 0.05 0.1 Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT764-1 - - - MO-241 - - - EUROPEN PROJECTION ISSUE DTE 02-10-17 03-01-27 Fig 10. Package outline SOT764-1 (DHVQFN20) Product data sheet Rev. 1 6 June 2013 13 of 17

13. bbreviations Table 10. cronym CDM CMOS DUT ESD HBM MIL MM TTL bbreviations Description Charged Device Model Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Military Machine Model Transistor-Transistor Logic 14. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes v.1 20130606 Product data sheet - - Product data sheet Rev. 1 6 June 2013 14 of 17

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. Product data sheet Rev. 1 6 June 2013 15 of 17

No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Product data sheet Rev. 1 6 June 2013 16 of 17

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 3 5.1 Pinning............................... 3 5.2 Pin description......................... 3 6 Functional description................... 4 7 Limiting values.......................... 4 8 Recommended operating conditions........ 5 9 Static characteristics..................... 5 10 Dynamic characteristics.................. 7 11 Waveforms............................. 9 12 Package outline........................ 11 13 bbreviations.......................... 14 14 Revision history........................ 14 15 Legal information....................... 15 15.1 Data sheet status...................... 15 15.2 Definitions............................ 15 15.3 Disclaimers........................... 15 15.4 Trademarks........................... 16 16 Contact information..................... 16 17 Contents.............................. 17 For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 06 June 2013